

## A LOW VOLTAGE AND LOW NOISE CMOS RF BULK INJECTION MIXER FOR UWB SYSTEM APPLICATION

ShasankaSekhar Rout,Ranjan Kumar Barik,Sourav Kumar Dwibedi

**Abstract-**A fully differential low voltage, low noise and low power CMOS mixer using bulk injection and switched biasing techniques with dc level shifter for ultra wide band (UWB) application is presented in this letter. The combination of the RF transconductance stage with the local oscillator (LO) switching stage in order to make a single transistor that is able to eliminate parasitic effects by the implementation of the bulk injection technique for a low supply voltage thus resulting low power consumption. This Technique also gives a flat conversion gain over UWB band. A switched biasing technique is adopted for a current source instead of static biasing which lowers noise over a wide range of frequencies. A dc level shifter is used for the symmetric switching operation in the tail current transistors. The proposed mixer features a measured conversion gain from 7.4 to 9.8 dB, an IIP3(3<sup>rd</sup> order input intercept point) from -10 to -15.3 dBm, noise figures of 10.6 dB at 1MHz and 7.3dB at 100MHz and good FOM of 14.66dB. The mixer consumes 0.92mW power from a 0.75 V supply voltage.

**Index Terms-** Bulk injection, Mixer,Static biasing, Ultra wide band (UWB).

### I. INTRODUCTION

UWB (ultra-wide band) communication was first conceived in the 1960s and used for radar, sensing, and military communications. In 2002, the FCC allocated 3.1–10.6 GHz available for UWB applications. CMOS technology down-scaling yields an improvement in power consumption, operation speed, and the area of integrated circuits. The low-

voltage and low-power design issues are crucial for mobile wireless communication systems due to the limitation of battery capacity, and therefore the volume and weight of the transceivers can be further reduced using the low-voltage low-power technique.

A mixer is an essential component for the wireless transceivers. RF Mixer is a 3-port active or passive frequency translation device. The most popular active, double balanced mixer topography in RF IC design is the Gilbert Cell mixer. In general, the Gilbert-Cell mixers are widely used as the down-converter in CMOS transceivers since they are broadband with good conversion gain, good isolation to release the dc offset problem [2] and high linearity. However, it does have drawbacks, such as a relatively high supply voltage and power consumption due to a number of stacked transistors operating in the saturation region.

Among different advanced technology mixers based on the CMOS process, the folded structure mixer operates at a low supply voltage [3] due to the small number of stacked transistors but it requires a higher dc current with similar power consumption compared to the Gilbert-type mixer. The current bleeding technique was designed to improve the mixer noise since less current flows at the LO switching stage [1] but the parasitic capacitance increases between the LO switching stage, the RF transconductance stage, and the current bleeding circuit. The resonating inductors were used to eliminate this parasitic capacitance, but the inductor occupied a lot of chip area [5]. In this letter, a mixer using bulk-injection and switched biasing techniques is presented for UWB applications. The bulk injection technique integrates the RF transconductance stage with the LO switching stage in order






Fig.3. Equivalent schematic of the proposed mixer using cadence tool

The gatesource voltage of the core transistors(M3–M6) is lower biased than the threshold voltage(V<sub>T0</sub>) in order to operate in the sub-threshold region and the typical V<sub>T0</sub> is about 0.5 V in the 0.18- $\mu$ m process. The proposed mixer consumes only approximately 1 mA (250 A foreach of thefour core transistors) of the current. Since the threshold voltage of the transistor is a function of voltage between bulk and source (V<sub>BS</sub>), shown as following

$$V_{TH}(LO) = V_{T0} + \gamma\sqrt{2\phi F - V_{BS}(LO)} - \gamma\sqrt{2\phi F}$$


Where V<sub>T0</sub> is the zero substrate bias threshold voltage,  $\phi F$  is the surface potential, and  $\gamma$  is the body effect factor. The LO signal is injected into the bulk of the transistors and modulates the threshold voltage. The switching function is controlled by the LO signals. The total dc-current will be limited under mini-ampere level, as a consequence the gate voltage of mixer core is biased smaller than threshold voltage. The high output impedance PMOS transistor M7 and M8 provide themselves as an active load to further reduce the ac current flow through mixer

core. With low drain current of the mixer core, supply voltage (V<sub>DD</sub>) also can be lower due to lower voltage drop on the active load.

The drawback of parasitic capacitance between the RF and LO stages giving rise to a lower conversion gain at a high frequency of a single balanced Gilbert type mixer is shown in “Fig.4(a)” is eliminated by the bulk injection mixer as shown in “Fig.4(b)”. The voltage gains of the Gilbert-type mixer and the bulk-injection mixer can be expressed as, respectively,

$$A_{v,Gilbert} \approx \frac{2}{\pi} g_m \frac{g_{mLO}}{g_{mLO} + j\omega C_p}$$

$$A_{v,bulk-injection}$$



where  $g_m$  and  $g_{mLO}$  are the transconductance of the RF and LO stage, respectively, and  $C_p$  is the shunt parasitic capacitance and  $Z_L$  denotes the load impedance. From the above two equation the bulk-injection mixer has a smaller conversion-gain fluctuation than the Gilbert-type mixer. Therefore, this technique makes it possible to achieve a widely flat conversion gain across the entire UWB bandwidth [8].




Fig.4(a). Single balanced Gilbert-type mixer. Fig.4(b). Bulk injection mixer

The bulk injection mixer has a critical drawback in that it is noisier than the

Gilbert-type mixer because the LO signal input is inserted directly through the body terminal and contributes to a noisier drain current of the MOS transistors [9]. The additive noisy drain current of the transistors M3-M6 can be expressed as follows:

$$i_{nd,sub}^2 = 4kTR_{sub}g_{mb}^2\Delta f$$

Where  $k$ ,  $T$ ,  $R_{sub}$ ,  $g_{mb}$  and  $\Delta f$  are the Boltzmann's constant, absolute temperature in degrees Kelvin, substrate resistance, bulk transconductance, and noise bandwidth in hertz, respectively. Since the bulk-injection technique degrades the NF, the switched biasing technique, discussed in Section II-B, is adopted in order to improve the noise performance.

### B. Switched Biasing Technique

The switched biasing technique splits the tail current source into two half-size transistors and then alternately switches them using the IF output signals. The result is a lower flicker noise while maintaining the same dc current supply as with the fixed-biasing current source. This technique has been used primarily for improving the phase noise in a voltage-controlled oscillator (VCO) design [10]. The noise current of a tail current transistor, which flows into the load stage with the bias current of the mixer when a LO switch is on, is considered as a critical noise source in the mixer. Since tail current transistors are periodically switched to operate between accumulation and strong inversion regions, randomly trapped charge carriers are released, which lowers the flicker noise. Moreover, the switched biasing transistors are controlled by the output signal itself through the dc level shifter which is composed of transistors, M11 and M12 (80um/0.18um), and resistors, RB (1.81 KΩ). In VCOs adopting this technique, switched tail-current transistors are directly connected to

output nodes without using the dc level shifter because of its large output swing. Thus, the switching operation of the tail current transistor pair is asymmetric due to a large difference in the voltage between the dc of the output nodes and the threshold voltage of the tail transistors. This causes both switched transistors to remain in the on-status for a short time, which degrades the output noise figure. To solve this problem in the proposed mixer, a dc level shifter is adopted to provide the tail current transistors with a proper gate-source voltage to make the overdrive voltage very small for the symmetric switching operation with a small output swing. The sizes (40um/0.18um) for the switched biasing transistors (M1-M2) were selected to generate a sufficient current with a small overdrive voltage to minimize the output noise figure. Therefore, a reduction in the noise generated by a MOS transistor in part of the current source should result in a lower NF as compared to a static or fixed biasing current source. In addition, by using self-biasing with the IF output signal to drive the tail current transistor, the mixer does not require a supplementary bias or current mirror circuit; these would cause additional power consumption and current source variation generated by an unsettled supply voltage. The small signal gain of this mixer can be expressed as

$$G = -g_m(R_{o-nMOS} \parallel R_{o-pMOS})$$

Where  $R_{o-nMOS}$  and  $R_{o-pMOS}$  represent the output resistances of the NMOS and PMOS transistors, respectively. The  $g_m$  is the trans conductance of the NMOS transistor.

So the conversion gain of the mixer can be expressed as

$$CG = -2/\sqrt{2} g_m(R_{o-nMOS} \parallel R_{o-pMOS})$$

The conversion gain of the mixer is proportional to the transconductance of the core transistors (M3-M6) with (50um/180um). The relationship between the transconductance and the gate width of the core transistors is

$$g_m = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D}$$

Where  $\mu_n$ ,  $C_{ox}$ ,  $W$ ,  $L$  and  $I_D$  are the electron mobility, gate oxide capacitance per unit area, gate width of the core transistors (M3-M6), gate length of the core transistors (M3-M6), and drain current, respectively. The drain current is fixed by the tail current source (M1-M2). To achieve a sufficient transconductance, and thus a high conversion gain, a large gate width of core transistors is required.

The load stage consists of pMOS transistors, M7-M8 (32um/0.18um), in place of resistors. Although the active load has a disadvantage in noise performance, it enables a lower supply voltage. The biasing voltages of each transistor are determined to appropriately operate in low supply voltage. In the core transistor, the biasing voltages of VDS and VGS are 516 and 511 mV, respectively. VDS and VGS of the active load transistors are biased by -194 and -800 mV, respectively. The common-source transistors M9 and M10 (200um/180um) are used as output buffers to achieve the impedance matching for measurement.

The mixer's figure of merit (FOM) can be expressed as

$$FOM = 10 \log \left( \frac{10^{G/20} \cdot 10^{(IIP3-10)/20}}{10^{NF/10} \cdot P} \right)$$

where  $G$  and  $NF$  represent the voltage gain and noise figure in dB. The dc power consumption ( $P$ ) and  $IIP3$  are expressed in  $W$  and  $dBm$ , respectively.

### III. MEASUREMENT RESULT

The proposed mixer was implemented using cadence tool of version 6.1.5. The conversion gain was measured at an IF frequency of 264 MHz. "Fig.5" shows very flat conversion gain over the wide IF frequency. The RF power was selected to be -30 dBm, and the LO power was chosen to be 5 dBm in order to achieve the maximum conversion gain of 9.8 dB, as shown in "Fig.6". The high low power required is a disadvantage of the bulk injection technique. "Fig.7" shows the measured and simulated conversion gain over a wide range of frequencies. The measured conversion gain has ranged between 7.4–9.8 dB for 2.4–11.9 GHz. The fact that the simulated and measured results had very similar gains and flat characteristics indicates that the proposed mixer will have sufficient 3-dB bandwidth from 0.2 to 13.3 GHz in order to cover the entire UWB frequency bands. "Fig.8" illustrates the measured results of the two-tone test, which was performed with a 5-MHz difference and 10.296 GHz of RF frequency. The input third-order intercept point (IIP3) of 10 dBm and the input-referred 1-dB compression points (P1dB) of 19 dBm were achieved.

The total power dissipation of the proposed mixer core, with an output buffer, was 0.92mW from a supply voltage of 0.75 V. "Fig. 9" shows the measured double-side band noise figure (DSB NF) over the output frequency range from 100 kHz to 100 MHz. The DSB NF of the proposed mixer was 10.9 dB at 1 MHz, which was improved by about 6 dB compared to the conventional mixer that was an exact copy of the proposed mixer with the omission of the dc-level shifting circuit but having the same device sizes and operating conditions such as supply voltage, current level, and LO power. The FOM of this mixer was 14.66 dB which is higher than other CMOS mixers.






Fig. 5. Simulated conversion gain versus IF frequency for an LO power of 5 dBm.




Fig. 6. Measured conversion gain versus LO power at 6.6 GHz with an RF power of -30 dBm and IF of 264 MHz.

According to the results of [10], the switched biasing technique lowers the flicker noise significantly and the white noise by a small amount. This can explain that thermal noise is also reduced by 3 to 4 dB even at frequencies beyond the corner frequency (>10 MHz).




Fig. 7. Measured and simulated conversion gain versus RF frequency with an RF power of -30 dBm and LO power of 5 dBm at an IF of 264 MHz.




Fig. 8. Measured IF output power versus RF power with an RF frequency of 10.296 GHz and an LO power of 5 dBm at an IF of 264 MHz.

In Table I, the performance of the proposed mixer is summarized and compared with state-of-the-art CMOS UWB mixers [11]–[14]. The proposed mixer using bulk-injection and switched biasing techniques has a wide bandwidth, high gain, low NF, low voltage, low power and good FOM.




Fig.9.Measured DSB noise figure versus IF frequency.

TABLE.I. ( Comparison to UWB CMOS Mixers) (\* including buffer stage)

Ref.	CMOS process	Frequency (GHz)	IF (MHz)	LO Power (dBm)	Conversion Gain (dB)	DSB NF (dB)	IIP3 (dBm)	Supply Voltage (V)	Power (mW)	FOM (dB)	Technique
3	0.18 $\mu$ m	0.2 - 16	528	-2	8.7	-	-10	1.8	15*	12.6	Folded structure
14	0.13 $\mu$ m	10 - 35	100	13	1	-	-4	1.6	6	15.7	Bulk-injection
11	0.13 $\mu$ m	3.1 – 10.6	264	-3	14	14.5	-11	1.2	1.85	9.38	Folded structure
12	4Mnm	1-10	100	8	9.5	21.2	-	1.1	1.46	6.96	Bulk-injection
13	0.18 $\mu$ m	0.5 – 7.5	100	5	5.7	15	-5.7	0.8	0.5	12.96	Bulk-injection
4	0.18 $\mu$ m	0.2 - 13	264	5	9.9	11.7	-10	0.8	0.88	13.8	Bulk-injection & Switched biasing
This Work	0.18 $\mu$ m	0.2 – 13.3	264	5	9.8	10.6 @1MHz 7.3@ 100MHz	-10	0.75	0.92*	14.66	Bulk-injection & Switched biasing with dc level shifter

#### IV. CONCLUSION

In this paper, we presented an UWB mixer with low voltage, low power and low noise characteristics that was implemented using cadence tool of version 6.1.5.in0.18  $\mu$ m CMOS process. The bulk-injection technique enables the proposed mixer to achieve low voltage and low power consumption and a superior gain flatness characteristic resulting from the reduction of parasitic capacitances. By adopting the switched biasing technique, the flicker and white noises originating in the tail

current were considerably reduced. In addition, a dc level shifter for the tail current transistors was used for the symmetric switching operation. Measurement results showed that the proposed mixer obtained extensive bandwidth from 0.2 to 13.3 GHz with a maximum conversion gain of 9.8 dB, a good FOM of 14.66 dB and a minimum NF of 7.3 dB. Therefore, the proposed mixer should be useful for an RF front-end receiver for UWB systems.

#### V. REFERENCES

- [1] L. A. McEachern and T. Manku, "A charge-injection method for Gilbert cell," in Proc. IEEE Can. Elect. Comput. Eng. Conf., vol. 1, pp. 365–368, May 1998.
- [2] B. Gilbert, "The MICROMIXER: A highly linear variant of the Gilbert mixer using a bisymmetric class-AB input stage," IEEE J. Solid-State Circuits, vol. 32, no. 9, pp. 1412–1423, Sep. 1997.
- [3] F.-C. Chang, P.-C. Huang, S.-F. Chao, and H. Wang, "A low power folded mixer for UWB systems applications in 0.18- $\mu$ m CMOS technology," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 5, pp. 367–369, May 2007.
- [4] M.-G. Kim, H.-M. An, Y.-Y. Lee, and T.-Y. Yun, "A low-voltage, low-power, and low noise UWB mixer using bulk-injection and switched biasing techniques," IEEE Trans. Microw. Theory Tech., vol. 60, no. 8, pp. 2486–2493, Aug. 2012.
- [5] J. Park, C.-H. Lee, B.-S. Kim, and J. Laskar, "Design and analysis of low flicker noise CMOS mixer for direct-conversion receivers," IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, pp. 4372–4380, Dec. 2006.
- [6] L. K. Meng, N. C. Yong, Y. K. Seng, and D. M. Anh, "A 2.4 GHz ultra low power subthreshold CMOS low-noise amplifier," Microw. Opt. Technol. Lett., vol. 49, no. 4, pp. 743–744, Apr. 2007.
- [7] J.-H. Kim, H.-W. An, and T.-Y. Yun, "A low-noise WLAN mixer using switched biasing technique," IEEE Microw. Wireless Compon. Lett., vol. 19, no. 10, pp. 650–652, Oct. 2009.
- [8] G. Kathiresan and C. Toumazou, "A low voltage bulk driven downconversion mixer core," in Proc. IEEE Int. Circuits Syst. Symp., May 1999, vol. 2, pp. 598–601.
- [9] C. Kienmayer, M. Tiebout, W. Simbürger, and A. L. Scholtz, "A lowpower low voltage nMOS bulk-mixer with 20 GHz bandwidth in 90 nm CMOS," in Proc. IEEE Int. Circuits Syst. Symp., Jun. 2004, pp. 385–388.
- [10] E. A. M. Klumperink, S. L. J. Gierink, A. P. van der Wel, and B. Nauta, "Reducing MOSFET 1/f noise and power consumption by switched biasing," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 994–1001, Jul. 2000.
- [11] J.-B. Seo, J.-H. Kim, H. Sun, and T.-Y. Yun, "A low-power and highgain mixer for UWB systems," IEEE Microw. Wireless Compon. Lett., vol. 18, no. 12, pp. 803–805, Dec. 2008.
- [12] O. Schmitz, S. K. Hampel, C. Orlob, M. Tiebout, and I. Rolfes, "Lowvoltage bulk-driven mixers in 45 nm CMOS for ultra-wideband TX and RX," in Proc. NORCHIP, Nov. 2008, pp. 119–122.
- [13] K.-H. Liang, H.-Y. Chang, and Y.-J. Chan, "A 0.5–7.5 GHz ultralow-voltage low-power mixer using bulk-injection method by 0.18- $\mu$ m CMOS technology," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 7, pp. 531–533, Jul. 2007.
- [14] C.-L. Kuo, B.-J. Huang, C.-C. Kuo, K.-Y. Lin, and H. Wang, "A 10–35GHz low power bulk-driven mixer using 0.13  $\mu$ m CMOS process," IEEE Microw. Wireless Compon. Lett., vol. 18, no. 7, pp. 455–