

Read and Write Stability of 6T SRAM

Sangeeta Singh, Vikky Lakhmani

Abstract— SRAM cells are designed to ensure that the contents of the cell are not altered during read access and the cell can quickly change its state during write operation. These conflicting requirements for read and write operations are satisfied by some specific conditions to provide stable read and write operations SRAM cell read stability and write -ability is major concerns in nanometer CMOS technologies, due to the progressive increase in intra die variability and V_{DD} scaling. In conventional six transistors (6T) SRAM cell, read stability is very low due to the voltage division between the access and driver transistors during read operation this paper analyzes the read stability and write ability of 6T, SRAM cell structures. SRAM cell stability analysis is typically based on Static Noise Margin (SNM) investigation.

Index Terms— Noise margin, read stability, read noise margin (RNM), cell Ratio, Pull up transistor, SRAM cell, Static Noise Margin (SNM), write ability, Write noise margin (WNM)

I. INTRODUCTION

SRAM is mainly used for the cache memory in microprocessors, mainframe computers, engineering workstations and memory in hand held devices due to high speed and low power consumption. Each bit in an SRAM is stored on four transistors that form two cross coupled inverters. With increased device variability in nanometers scale technologies, SRAM becomes increasingly vulnerable to noise sources 6T SRAM is a bistable device consists of two back to back connected inverters (M_1, M_2, M_5 , and M_6) along with two access transistors (M_3 and M_4) being separately connected to two complementary bit lines Bit(b) and $\overline{Bit}(\overline{b})$ Two access devices which allow to access to internal node of the cell. Two back to back inverters store two stable states 0 and 1. SRAM cells consist of a latch and, it is called static memory because cell data is kept as long as power is turned on and refresh operation is not required for the SRAM. The 6T SRAM provide very less Read Noise Margin(RNM). To obtain higher RNM in 6T SRAM cell width of the pull down transistor(M_1 and M_2) has to be increased but this increases area of the SRAM which in turn increases the leakage currents. The widespread of local mismatch leads to reduced SRAM reliability. For the demand of minimizing power consumption during active operation, supply voltage scaling is often used However, SRAM reliability is even more suspect at lower voltages. $V_{DD\ min}$ is the minimum supply voltage for an SRAM array to read and write safely under the required frequency constraint. Therefore, the analysis of SRAM read/write stability is essential for low power SRAMs

In this paper we analyze various alternatives to improve cell stability in read and write mode. This techniques studied are based on transistor width and word and bit line voltage

modulations. We show that it is possible to improve cell stability during read operation while reducing current leakage as opposed to current methods that improve cell read stability at the cost of leakage increase.




Figure 1 Basic structure of 6 T SRAM

II. BASIC OPERATIONS OF 6T SRAM

Like other memories, there are three operation modes for SRAM cell: standby (or hold), read, and write modes.

In the standby mode, the word line is set to a low-voltage level and both the internal nodes are isolated from the bit lines. In the read mode, both the bit lines are usually precharged to a high-voltage level before the PO FETs are turned on, the charges in the bit lines will disturb the charges stored in the internal nodes, and if the inverters are not "strong" enough (i.e., the static noise margin is too small. The bit lines may not be sufficiently discharged to the expected values,

Hold(Stand By)

The access transistors(M_3 and M_4) are disabled by applying word line signal WL to a low voltage level equal to '0' to their gates and both the internal nodes are isolated from the bit lines.. The data is held in the latch. The bit lines (b and \overline{b}) are charged to the supply voltage. In the large SRAM array(e.g.>1 MB),most of the cell are in standby state ,which dominates the overall power consumption.

A. Read Operation

In the read operation, word line is activated while the external word line driver is disabled. The value can be determined by external logic if the inverter inside the SRAM cell drives the bitlines. The Bit lines (b and \overline{b}) of the cell are pre charged as given in the above step if reading is done just after write operation. In the read mode,the charges in the bit lines will disturb the charges stored in the internal nodes,and

if the inverters are not strong enough (i.e. the static noise margin is too small), the bit lines may not sufficiently discharge to the expected values.

B. Write Operation

In the write operation, in order to drive the bitlines, the big (external) tristate drivers need to activate first. The previous state of the cross-couple can easily be over write. It is because the internal driver (small transistor used in the 6T SRAM cell) is much smaller than the external drivers. Next, allowed the wordline transistors still, when shafting the data, the short-circuit will happen for just a few nanoseconds. Data to be written into the cell is applied to the bit lines (b and b). The access transistors (M₃ and M₄) are enabled by applying word line signal WL equal to '1' to the gates. When data '0' is to be written to storage node storing '1', the corresponding bit-line is applied with voltage equal to '0', resulting in a current flow through pull up device (say PUP1) to the bit line through the storage node storing high, which is pulled low. When the voltage of the high storage node is below the trip point of the other inverter (M₆ pullup-and M₂ pull down) the content of the cell flips due to feed back. The converse takes place when the storage node voltage is '0' and '1' is to be written. If the storage node is initially storing '0' and the data on the bit line is '0' then there is no change in the state of the cell. If the storage node is initially storing '1' and the data on the bit line is '1' then there is no change in the state of the cell. It is very essential that for easy write operation the pull up ratio (PR) given by the ratio of the width to length (W/L) ratio of the pull up device (PUP) to the width to length (W/L) of the access transistor (PG) should be small

III. SUCCESSFUL READ VS FAILURE READ

SRAM cells are designed to ensure the stable read so that the contents of the cell are not altered during read access, and the cell can quickly change its state during write operation. These conflicting requirements for read and write operations are satisfied by sizing the bitcell transistors to provide stable read and write operation. In read operation, an SRAM bitcell is most prone to failure. After the WL is enabled, voltage at the internal storage node storing a zero (q) slightly rises due to the voltage divider between the PG transistor (PG1) and the pull-down (PD1), as shown in Fig.2.24. If the voltage at q rises close to the threshold voltage of the adjacent pull-down, PD2, the cell may flip its state. Therefore, stable read operation requires that PD1 should be stronger than PG1. Means
 Drive strength of pull down device >>> Drive strength of access device

$$\beta_d \gg \beta_a$$

$$\mu \frac{W_d}{L_d} (V_{cell} - V_{th,d})^\alpha \gg \mu \frac{W_a}{L_a} (V_{wl} - V_{th,a})^\alpha$$

Read stability failure is exacerbated by process variations, which affect all the transistors in the bitcell [15, 9, 54]. To quantify the bitcell's robustness against this type of failure, static noise margin (SNM) is one of the most commonly used metrics [16]. A read stability failure can occur if the bitcell cannot hold the stored data, in which case SNM is zero [5, 54, 61]. Read stability failure can occur any time the WL is enabled even if the bitcell is not accessed for either read or

write operations. For example, in half-selected bitcells, the WL is enabled while the bitlines column is not selected (the bitcells are not actively accessed for read or write). These bitcells experience a dummy read operation because the bitlines are initially precharged to VDD, and the bitlines are discharged after the WL is enabled, hence, the bitcells become prone for read stability failure. Dealing with read stability failures is one of the biggest challenges for SRAM design and has been extensively studied [15, 9, 54]. Circuit techniques to deal with read stability failures will be discussed in Chap. 3.




Figure 2 Successful Read Failure Read

IV. READ AND WRITE STABILITY

The SRAM cell read stability Data retention of the SRAM cell, both in standby mode and during a read access, is an important functional constraint in advanced technology nodes. The cell becomes less stable with lower supply voltage increasing leakage currents and increasing variability, all resulting from technology scaling. The stability is usually defined by the SNM [6] as the maximum value of DC noise voltage that can be tolerated by the SRAM cell without changing the stored bit. For a successful write, only one cross point should be found on the butterfly curves, indicating that the cell is mono-stable. WSNM for writing "1" is the width of the smallest square that can be embedded between the lower-right half of the curves. WSNM for writing "0" can be obtained from a similar simulation. The final WSNM for the cell is the minimum of the margin for writing "0" and writing "1". A cell with lower WSNM has poorer write ability. Cell cell ratio Pull up ratio

V. SUCCESSFUL WRITE VS FAILURE WRITE

pull the internal node that is high down to a 0 to flip the cell. We would also like to use the same access transistors (M2 and M5) to read the contents of the bit-cell to keep the size of the cell as small as possible. This means that we should be careful to avoid driving a BL to 0 during a read operation so that we do not inadvertently write the cell. To prevent this problem, we precharge both BLs to VDD and then allow them to float before asserting the WL. We can thus consider the BLs to be capacitors that are charged to VDD at the onset of the read access. The side of the cell that stores a 0 will slowly discharge its BL - the read is slow because the cell transistors are small and the BL capacitance is relatively large - while the other BL remains near VDD. By looking at the differential voltage that develops between the BLs, we can determine what value the cell is storing.




Figure 3 Write Operation

VI. EQUATIONS

A. Cell Ratio

$$\begin{aligned} \text{cell ratio}(CR) &= \frac{\text{size of driver transistor}}{\text{size of the load transistor}} \quad (\text{during read operation}) \\ &= \frac{(W_1/L_1)}{(W_3/L_3)} \\ &= \frac{(W_2/L_2)}{(W_4/L_4)} \end{aligned}$$

B. Pull up Ratio

$$\begin{aligned} \text{pull up ratio} &= \frac{\text{size of load transistor}}{\text{size of the access transistor}} \quad (\text{during write operation}) \\ &= \frac{(W_6/L_6)}{(W_4/L_4)} \end{aligned}$$

C. Drive Strength

$$\beta = \mu C_{ox} \frac{W}{L}$$

VII. CONCLUSION

The improved read and write-ability (data stability), reduced dynamic and leakage power dissipation compared to standard 6T, makes the new approach attractive for nano scale technology regime, in which process variation is a major design constraint. The conflicting read and write problem is addressed by providing a separate read word line however, proposed design departs from the read SNM free SRAM designs those employs the separate read and write ports

ACKNOWLEDGMENT

I would like to thank Mr Vikky Lakhmani, Associate Professor in RD Engineering College, Ghaziabad who is my project guide and co-author in this paper. His valuable comments were very helpful in improving the quality of the paper. I would also like to thank Mr Ravinder Gaur for his

continuous support and guidance in writing of this paper. I would also like to thank my father in law Mr Jagroop Singh for his continuous motivation and guidance for this paper. I would also like to thank my husband Mr Piyush Kumar Singh for helping me in compiling the contents of the paper and bringing the paper to its final shape. Last but not the least I would like to thank my daughter Ms Shubhangini Singh for supporting me while I was writing this paper

REFERENCES

1. X. Tang, V. De, J. Meindl, "Intrinsic MOSFET parameter placement due to random placement", IEEE Trans on VLSI, 1997, pp. 369-376.
2. E. Seevinck, F. List, J. Lohstroh, "Static-noise margin analysis of MOS transistors", JSSC, 1987, pp. 748-754.
3. D. Blaauw, Steven M. Martin, Trevor N. Mudge, and Kriszti'an Flautner. Leakage
4. current reduction in VLSI systems. Journal of Circuits, Systems, and Computers, 11(6):621-636, 2002.
5. [12] B Calhoun and A Chandrakasan. Static noise margin variation for sub-threshold
6. SRAM in 65-nm CMOS. IEEE Journal of Solid State Circuits, 41(7):1673, 2006.
7. [19] Li Ding and P. Mazumder. Dynamic noise margin: definitions and model. In VLSI
8. Design, 2004. Proceedings. 17th International Conference on, pages 1001 - 1006, 2004.
9. [1] S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi and V. De, "Parameter Variations and Impact on Circuits and Microarchitecture", Proc. DAC, 2003, pp. 338-342.
10. M. Khellah, Y. Ye, N. S. Kim, D. Somasekhar, G. Pandya, A. Farhang, K. Zhang, C. Webb and V. De, "Wordline & bitline pulsing schemes for improving
11. SRAM cell stability in low-Vcc 65nm CMOS designs," Symp. on VLSI Circuits, pp. 9-10, June 2006.
12. [1] S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi and V. De, "Parameter Variations and Impact on Circuits and Microarchitecture", Proc. DAC, 2003, pp. 338-342. [1] J.M. Rabies, Digital integrated circuits, Prentice Hall, (1996)
13. K. Itch, VLSI Memory Chip Design, Springer-Verlag, NY, 2001
14. K. Roy and S.C. Prasad. Low-Power CMOS VLSI Circuit Design. John Wiley and Sons, 2000.
15. [4] Chandrakasan and R. Brodersen. CMOS Low Power Digital Design. Kluwer Academic Pubs., 1996.



Sangeeta Singh Completed B.Tech from Madan Mohan Malaviya Engineering College Gorakhpur in 2004 in Electronics and Communication Engineering. She has more than six years of teaching experience in different colleges. She has taught different subjects of Electronics and Communication Engineering during her career as lecturer. Presently she is pursuing her M Tech in VLSI technologies from Mewar University Rajasthan



Vikky Lakhmani Completed B.Tech from Madan Mohan Malaviya Engineering College Gorakhpur in 1999 in Electronics and Communication Engineering. He completed his M.Tech from Uttar Pradesh Technical University in 2010. He has authored several international papers on VLSI and communication engineering. He has more than 8 years of teaching experience in different subjects in Electronics department. Currently he is working as an Associate Professor in RD Engineering College, Ghaziabad and also pursuing his PhD