

DESIGN AND FPGA IMPLEMENTATION OF HIGH SPEED 128X 128 BITS VEDIC MULTIPLIER USING CARRY LOOK-AHEAD ADDER

Vengadapathiraj.M¹Rajendhiran.V²Gururaj.M³ Vinoth Kannan.A⁴ Mohamed Nizar.S⁵

Abstract:In this paper describes about the design of 128-bit Vedic multiplier using ancient Vedic mathematics. The proposed multiplier is designed to take two 128-bit inputs, and prescribed each 128-bit input into two 64-bit blocks this can be used to reduce the complication of the design equating to the other multiplication technique used in digital signal processing and cryptographic algorithm Urdhva Tiryagbhyam technique is used on these blocks and arranges the partial products in a way so they can be added using carry look-ahead adder and equated with ripple carry adder. The proposed architecture minimizes the combinational delay which makes more efficient than the ripple carry adder. Simulation is completed in Xilinx 12.4 software using Verilog HDL. The Results show that proposed design is faster than other architectures of Vedic and non-Vedic multipliers. The combinational path delay for proposed system is 11.298ns which is more effective than RCA adder.

Keywords: Carry look-ahead Adder (CLA), Vedic Mathematics, and Urdhva Tiryagbhyam.

1. INTRODUCTION

Multipliers play an essential part in today's digital signal processing and various other applications. With advances in technology, many scholars have tried and are trying to design multipliers which compromise either of the following design targets - high speed, low power consumption, symmetry of layout and hence less area or even combination of them in one multiplier thus making them suitable for numerous high speed, low power and compact VLSI execution.

There are number of multiplication algorithms proposed in literature which include array, booth, Wallace tree, modified booth and Vedic algorithms. It originates from the various proposed architectures in literature that Vedic multipliers are faster than

non-Vedic multiplier architectures. Different architectures have been proposed in literature to improve the efficiency of multiplication using Vedic mathematics. These designs are based on unadventurous Vedic, Vedic using RCA, Vedic using addition tree structure and Vedic with CSA. Gupta proposed architecture for conservative Vedic multiplier. The drawback of conventional Vedic architecture is that it works fine at 2 bit level but when we increase the order of multiplier, it becomes more complex.

In order to address the disadvantages with respect to speed of the above mentioned methods, explored a new approach to multiplier design based on ancient Vedic Mathematics. Vedic Mathematics is an ancient and eminent approach which acts as a foundation to solve several mathematical challenges encountered in the current day scenario. Vedic Mathematics existed in ancient India and was rediscovered by a popular mathematician, Sri Bharati Krishna Tirthaji [7]. He split Vedic mathematics into 16 simple sutras (formulae).

This paper describes the design of non-pipelined 128 bit Vedic multiplier. Section II describes ancient Vedic mathematics and the theory behind Urdhva-Tiryagbhyam sutra. Section III describes the proposed design of non-pipelined Vedic multiplier. Section IV describes the results and comparisons of the proposed designs. Section V concludes the research work.

II. VEDIC MATHEMATICS

The word "Vedic" is derived from the word "Veda" which means the store-house of all knowledge. Vedic methods ideas can be directly applied to trigonometry, plain and spherical

geometry, conics, calculus (both differential and essential), and applied mathematics of numerous varieties. The charisma of Vedic mathematics lies in the fact that it reduces the cumbersome-looking calculations in conventional mathematics to a very modest one. This is so since the Vedic formulae are claimed to be based on the natural principles on which the human mind works.

Swami Bharati Krishna Tirtha (1884-1960), former Jagadguru Sankaracharya of Puri culled a set of 16 Sutras (aphorisms) and 13 Sub-Sutras (corollaries) from the Atharva Veda. He established approaches and techniques for amplifying the principles contained in the aphorisms and their corollaries, and called it Vedic Mathematics [1]. Application of the Sutras saves a lot of time and effort in solving the problems, compared to the formal methods. It improves the computational skills of the learners in a wide area of difficulties, guaranteeing both speed and accuracy, firmly based on coherent and rational thinking [1,5].

A. Urdhva-Triyagbhyam sutra

The multiplier is based on an algorithm Urdhva-Triyagbhyam of ancient Indian Vedic Mathematics. The Urdhva-Triyagbhyam sutra is basically vertically and crosswise. The Sanskrit words Urdhva stands for “vertical” and Triyagbhyam stands for “crosswise” [7]. These Sutras have been traditionally used for the multiplication of two numbers in the decimal number method. In this work, applying the similar concepts to the binary number system. In this method the partial products are generated simultaneously which itself reduces the delay makes this method fast. Consider two, three bit numbers A and B where $A = a_1a_0$ and $B = b_1b_0$ as shown in Figure 1. Firstly, the least significant bits are multiplied which gives the least significant bit of the product (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added by, the product of LSB of multiplier then following higher bit of the multiplicand (crosswise). The sum gives second bit of the product and the carry

is added in the output of next stage sum, which is obtained by processing the three bits with crosswise and vertical multiplication and addition to give the sum and carry. The sum is the conforming bit of the product and the carry is again added to the next stage multiplication and addition of two bits except the LSB. The similar process remains until the multiplication of the two MSBs to give the MSB of the product.




Figure 1 Vertically and Crosswise Multiplication

III. SUGGESTED PROPOSAL OF NON-PIPELINED VEDIC MULTIPLIER

This paper describes design and construction of 128x128 Vedic multiplier is shown by using 2x2 Vedic multiplier is the building block. The approach applied for the design of 128x128 bit Urdhva-Triyagbhyam (UT) multiplier is to design a 2x2 bit Urdhva-Triyagbhyam multiplier as a basic building block in the preliminary stage of the work. This also gives chances for sectional design where smaller block can be used to design the bigger one and a hierarchy of design can be maintained. So the design complexity gets reduced for inputs of larger no of bits and modularity gets increased. This system gives auspicious result in terms of speed and power. This technique also provides a systematic structure. In the first stage of the project a 4 x 4 bit Urdhva-Triyagbhyam multiplier is designed using 2x2 bit Urdhva-Triyagbhyam multiplier as the central building block. Further 8x8 bit Urdhva-Triyagbhyam multiplier and 16x16 bit Urdhva-Triyagbhyam multiplier were designed,

using 4x4 bit Urdhva-Triyagbhyam multiplier and 8x8 bit Urdhva-Triyagbhyam multiplier as the building blocks respectively. Next 32x32 bit Urdhva-Triyagbhyam multiplier and 64 x 64 bit Urdhva-Triyagbhyam multiplier were designed, using 16x16 bit Urdhva-Triyagbhyam multiplier and 32 x 32 bit Urdhva-Triyagbhyam multiplier as a basic building blocks respectively and finally 128x128 bit Vedic multiplier is done using 64x64 blocks as the basic building blocks for construction

A. 2x2 bit Urdhva-Triyagbhyam Vedic multiplier

The Urdhva-Triyagbhyam sutra is used to design a 2x2 multiplier. Figure 2 shows the design of the multiplier. Here a, b are 2 bit input multiplicand and multiplier and y is the 4 bit multiplication resultant output. Firstly, the least significant bits, a [0] and b [0] are multiplied vertically which gives the least significant bit of the final product ie y [0]. This can be obtained by using an AND gate. The next step is the LSB of the multiplicand is multiplied with the next higher bit of the multiplier i.e. a [0] b [1] and added with, the product of LSB of multiplier and next higher bit of the multiplicand namely a [1]b[0].

The crosswise multiplication technique and this step can be realized using a half adder in which the sum bit gives second bit of the final product y [1].The carry is then added with the partial product obtained by multiplying the most significant bits to give the sum and carry. This also can be realized using a half adder. The sum is the third corresponding bit y [2] and carry becomes the fourth bit of the final product y [3].




Figure1 2x2 Vedic multiplication

B. 4x4 bit Urdhva-Triyagbhyam Vedic multiplier

Let A (multiplicand) and B (multiplier) are four bit numbers, $A=a_3a_2a_1a_0$ and $B=b_3b_2b_1b_0$. The output bits the multiplication result, $y_7y_6y_5y_4y_3y_2y_1y_0$. Partition the no. of bits in the inputs equally in two parts. Divide a and b into two parts, say “a3 a2” & “a1 a0” for A and “b3 b2” & “b1b0” for B. This is shown in the figure 2. We take two bits at a time and using fundamentals of Vedic multiplication and four 2x2 Vedic multipliers, the 4x4 bit Vedic multiplier can be obtained and it is shown in figure 4.

Consider the inputs a and b of 4 BIT each one. The lower two BITS of input a (a1-a0) are multiplied with the lower two BIT of b (b1-b0). This yields the 4 BIT result out of which lower 2 BITS are considered as the lower 2 BITS of the final result i.e. $y[1:0]$ and the upper 2 BITS are considered as carry. The lower 2 BITS of a are multiplied with the upper 2 BITS of b, likewise the lower 2 BITS of bare multiplied with the upper 2 BITS of a and the result of this multiplication are added with the previous carry as shown in figure. Again this will produce altogether 4 BITS out of which lower 2 BITS are considered as the BITS of the final result i.e. $y[3:2]$ and upper 3 BITS are the carry BITS which are added to the multiplication result of last step. The last step is to multiply the upper 2 BITS of both a and b and to add the previous carry. This will result in 4 BITS which are considered as the upper 4 BITS of the

final result i.e. $y[7:4]$.




Figure.2 4x4 Vedic multiplication

C. 64x64 bit Urdhva-Triyagbhyam Vedic multiplier

After the realization of 4x4 Vedic multiplier we will design 8x8 multiplier using the same method approved above. Further 16x16 bit Urdhva-Triyagbhyam multiplier and 32 x 32 bit Urdhva-Tiryagbhyam multiplier stayed considered, using 8 x 8 bit Urdhva-Triyagbhyam multiplier and 16x16 bit Urdhva-Triyagbhyam multiplier as the building blocks correspondingly. Finally 64x64 bit multiplier is realized as shown in the figure 5. Here a and b are 64 bit input multiplicand and multiplier and y is the 128 bit multiplication resultant output.




Figure3 64x64 bit Vedic multiplication

D. 128x128 bit Urdhva-Triyagbhyam Vedic multiplier

After the realization of 4x4 Vedic multiplier we will design 8x8 multiplier using the same method approved above. Further 16x16 bit Urdhva-Triyagbhyam multiplier, 32 x 32 bit Urdhva-Triyagbhyam multiplier and 64x64 Urdhva-Triyagbhyam multiplier remained considered, using 8 x 8 bit Urdhva-Triyagbhyam multiplier and 16x16 bit Urdhva-Triyagbhyam multiplier as the building blocks correspondingly. Finally 128x128 bit multiplier is realized as shown in the figure 5. Here a and b are 64 bit input multiplicand and multiplier and y is the 128 bit multiplication resultant output.




Figure4 proposed architecture of 128x128 bit Vedic multiplication

IV. IMPLEMENTATION RESULTS AND DISCUSSION

In these work, 4-bit, 8-bit, 16-bit, 32-bit, 64-bit and 128-bit Vedic multipliers (pipelined and non-pipelined) using “Urdhva-Tiryagbhyam” Sutra is designed in Verilog. Logic synthesis and simulation was done using EDA (Electronic Design Automation) tool in Xilinx’s 12.4. Simulation result of non-pipelined Vedic multipliers is shown in figure 5. The results showed that the proposed multiplier is faster than the convolution method. The delay comparison of Vedic multiplier and non-vedic

multiplier is shown in table below.




Figure 5. Simulation of 128x128 bit Vedic multiplier

The upstairs figure displays the simulation result of Vedic multiplier using carry look-ahead adder.

Multiplier (bit)	Proposed Vedic multiplier using CLA	Non-pipelined Vedic multiplier using RCA	Modified booth multiplier
8 bit	5.187ns	10.685ns	15.256ns
16 bit	5.468ns	14.788ns	36.391ns
32 bit	5.942ns	19.442ns	74.432ns
64 bit	7.772ns	24.758ns	141.657ns
128 bit	11.298ns	29.652ns	280.173ns

Table1. Comparison of combinational path delay between Vedic and non-vedic multiplier

V. CONCLUSIONS

This proposed system an improved architecture for designing of a Vedic multiplier is reduced the Area. It consumes less power and also increases the speed of the system. In the previous architecture ripple carry adder used for adding partial products. In proposed designed architecture carry look-ahead adder becomes efficient in terms of combinational path delay. Furthermore the proposed design during the addition of partial products CLA is completely used. The combinational path delay of suggested Vedic multiplier is 11.298 ns at 128-bit level. The table shows that the Vedic multiplier using carry look-ahead adder is faster than the other

multipliers and also complexity gets reduced.

REFERENCES

- [1] Rehna Vincent, MuruganathamChellappa “HighSpeed 64x64 bit pipelined and non-pipelined Vedic multiplier” international conference on computation of power, energy, information and communication (iccepic) 2014.
- [2] Gupta, A., Malviya, U., Kapse, V.: “A Novel Approach To Design A High Speed Arithmetic Logic Unit Based On Ancient Vedic Multiplication Technique”, International Journal of Modern Engineering Research (IJMER), Vol. 2, Issue 4, pp. 2695-2698, July-Aug 2012.
- [3] Verma, P., Mehta, K. K.: “Implementation of an Efficient Multiplier Based on Vedic Mathematics Using EDA Tool”, International Journal of Engineering and Advanced Technology, Vol. 1, Issue 5, pp. 75-79, June 2012.
- [4] Kumar, G., Charishma, V.: “Design of a High Speed Vedic Multiplier Using Vedic Mathematics Techniques”, International Journal of Scientific and Research Publications, Vol. 2, Issue 3, March 2012.
- [5] AniruddhaKanche, Shishir Kumar Das and Ankit Kumar Singh, “Design and Implementation of Low Power Multiplier Using Vedic Multiplication Technique”, (IJCS) International Journal of Computer Science and Communication Vol. 3, No. 1, pp. 131-132, January-June 2012.
- [6] UmeshAkare, T.V. More and R.S. Lonkar, “Performance Evaluation and Synthesis of Vedic Multiplier”, National Conference on Innovative Paradigms in Engineering & Technology (NCIPET-2012), Proceedings published by International Journal of Computer Applications (IJCA), pp. 20-23, 2012.
- [7] Prabha S., Kasliwal, B.P. Patil and D.K. Gautam, “PerformanceEvaluation of

- Squaring Operation by Vedic Mathematics”, IETE Journal of Research, vol.57, Issue 1, Jan-Feb 2011.
- [8] H. S. Dhillon and A. Mitra "A Digital Multiplier Architecture using UrdhavaTiryakbhyam Sutra of Vedic Mathematics" IEEE Conference Proceedings, 2008.
- [9] Shamim Akhter, "VHDL Implementation of Fast NXN Multiplier Based on Vedic Mathematics". Jaypee Institute of Information Technology University, Noida, 201307 UP, INDIA, 2007 IEEE.
- [10] Himanshu Thapliyal and M.B Srinivas, "An Efficient Method of Elliptic Curve Encryption Using Ancient Indian Vedic Mathematics", IEEE, 2005
- [11] H. Thapliyal and H.R Arbania. "A Time-Area-Power Efficient Multiplier and Square Architecture Based On Ancient Indian Vedic Mathematics", Proceedings of the 2004 International Conference on VLSI (VLSI'04), Las Vegas, Nevada, June 2004, pp. 434-439.
- [12] Kumar, G., Charishma, V.: "Design of a High Speed Vedic Multiplier Using Vedic Mathematics Techniques", International Journal of Scientific and Research Publications, Vol. 2, Issue 3, March 2012.
- [13] Multiplier Based On Vedic Mathematics", Jaypee Institute of Information Technology University, Noida, 201307 UP, INDIA.