

# Design and implementation of floating point multiplier based on modified booth algorithm

Shubha N<sup>1</sup>, Dr. J S Baligar<sup>2</sup>

**Abstract**— In this paper design and implementation of signed, unsigned and floating point multiplication of binary numbers has been presented. In which integration of algorithms namely booth and Wallace has been used to obtain faster and efficient multiplication. The partial product generation and reduction stages are optimized using booth and Wallace algorithms to achieve higher rate of operation and making the system efficient. The present work is done by Cadence virtuoso software, 180nm technology for transistor level implementation and simulation is done with the help of Cadence NC simulator to calculate area, power and delay.

**Index Terms**—modified booth algorithm, Wallace structure, floating point.

## I. INTRODUCTION

In the todays scenario many processors, digital computers, DSP applications, RISC and CISC devises are need of high speed multiplier with more accurate results. Reducing the time delay and power consumption are very essential requirements for many applications.

Floating Point Numbers: meaning of floating point is derived as there is no fixed numbers of digits before and after the decimal point and the decimal point can be float. Multiplying floating point numbers is a critical requirement for DSP applications involving large dynamic range. In this paper modified Booth Encoded Wallace tree Multiplier implemented. The multiplication operation is one of the most complex arithmetic operations as it involves a lot of additions and carry propagations. There are three basic combinational operations, which do the computation in our module is shown in fig.1. Multiplication operation mainly results with the help of given equation denotes  $Y = M_{cand} \times M_{plier}$ , where  $M_{cand}$  indicates multiplicand and  $M_{plier}$  indicates multiplier.

As com to designing part, we are designing signed, unsigned and floating point multiplier where it includes exponent block and mantissa block is shown in fig.1.




Fig 1: Proposed block diagram

Mantissa block includes three steps and the first step is partial product generation, in this paper we are using modified booth algorithm which give  $N/2+1$  partial product rows, where  $N$  indicates number of bits. Second step is partial product reduction stage is done by Wallace algorithm, on our design compressors are using avoid many Full adders and half adders so that area requirement is reducing and final is addition stage is done by carry ripple adder. As come to exponent block addition of bias, with exponent values of  $M_{cand}$  and  $M_{plier}$  are done and result will be normalized. And finally results are stored as per the IEEE standard.

## II. ARCHITECTURE DESIGN AND IMPLEMENTATION

The architecture follows the steps according to floating point multiplier with respect to signed and unsigned multiplication.

### A. Mantissa block

#### 1. Modified booth algorithm

Modified booth algorithm is very efficient compared to both encoder and the main use of this is to partial product generation. As considering to  $M_{cand}$  and  $M_{plier}$  equation are as follows, are represented in two's complement form, and is shown in equation 1 and 2.

$$A = -a_{N-1}2^{N-1} + \sum_{i=0}^{N-2} a_i 2^i \quad (1)$$

$$B = -b_{N-1}2^{N-1} + \sum_{i=0}^{N-2} b_i 2^i \quad (2)$$

Shubha N, VLSI and embedded systems, Dr AIT, Bangalore, India.  
Dr J S Baligar, Associate professor, ECE department, Dr.AIT college, Bangalore, India.

In the equation 1 & 2  $a_i$  and  $b_i$  is the  $i^{th}$  bit of the Mcand and Mplier respectively. Table 1 gives the details about booth encoding values, where ‘X’ is function which can be seen in equation (3) and three bits are considered. The three bits of functionality ‘X’ is representation is shown in figure 2. In equation  $x_{i-1}=0$  and  $M_i$  values are  $\{-2, -1, 0, 1, 2\}$ . Now the normal multiplication are explained in equation (4) and  $P_i$  is the primary output product bit of  $i^{th}$  iteration and final equation is represented in equation (5).

$$X = \sum_{i=0}^{\frac{Mcand}{2}-1} M_i 2^{2i}$$


$$X = \sum_{i=0}^{\frac{Mcand}{2}-1} (-2x_{2i+1} + x_{2i} + x_{2i-1}) \tag{3}$$

$$Y = A * B = \sum_{i=0}^{2Mcand-1} P_i 2^i \tag{4}$$

The equation (4),  $P_i$  denotes the primary output product bit at  $i^{th}$  iteration, and this is also represented in equation (5)

$X_{2i+1}$	$X_{2i}$	$X_{2i-1}$	Fn	Neg	Two	One	zero	Cor
0	0	0	+0 Y	0	0	0	1	0
0	0	1	+1 Y	0	0	1	0	0
0	1	0	+1 Y	0	0	1	0	0
0	1	1	+2 Y	0	1	0	0	0
1	0	0	-2Y	1	1	0	0	1
1	0	1	-1Y	1	0	1	0	1
1	1	0	-1Y	1	0	1	0	1
1	1	1	-0Y	1	0	0	1	0

Table2: modified booth encoded values.



$$X = \sum_{i=0}^{Mcand-2} (-2x_{2i+1} + x_{2i} + x_{2i-1}) * 2^{2i}$$

$$X = \sum_{i=0}^{Mcand-2} S_i \tag{5}$$

Where  $S_i$  written as

$$S_i = (-2x_{2i+1} + x_{2i} + x_{2i-1}) * 2^{2i} * X$$

$S_i$  shows the three bits scanning is starts from  $Y_{-1}$  to the MSB bit  $Y_7$  and three bits are select in the form of one overlapping bit in each three bit selection and this can be seen in representation.




Fig 2: modified booth encoder

### II. Partial product generator

The partial product generator is represented in figure (3). The function ‘-1Y’ operation is done by inversion of the multiplicand and 1is added with LSB bit. The next functions ‘2Y’ and ‘-2Y’ operation can be done by shifting the ‘Y’ and ‘-Y’ by left by once and filling zero in the LSB bit position. In our design we are considering 8 bit multiplication and partial product is generated by modified booth encoding algorithm method, this can be shown in figure (3).




Fig 3: partial product generator

Partial product generation rows are reduced by modified booth encoder. Here we can observe that number is decreased but bit size is increased. As shown in figure (3) hat partial product PP\_0 (1) of PP\_0 is generated, where the two inputs are Mcand and Mplier. Modified booth encoder generates neg signal that decides to pass direct input value or complimented value to the next stage and the input selection of line combinations are {2, 1, 0}. Second stage is, only one of the input will be selected when input select line is high at a time. If 2 is high it will pass final state of the input if 1 is high then it will pass the previous stage multiplexer o final output stage otherwise it will set zero to the high and then out will become high.

position	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PP_0						S <sub>0</sub>	S <sub>0</sub>	S <sub>0</sub>	P <sub>0,7</sub>	P <sub>0,6</sub>	P <sub>0,5</sub>	P <sub>0,4</sub>	P <sub>0,3</sub>	P <sub>0,2</sub>	P <sub>0,1</sub>	P <sub>0,0</sub>
PP_1					1	S <sub>1</sub>	P <sub>1,7</sub>	P <sub>1,6</sub>	P <sub>1,5</sub>	P <sub>1,4</sub>	P <sub>1,3</sub>	P <sub>1,2</sub>	P <sub>1,1</sub>	P <sub>1,0</sub>		cor0
PP_2			1	S <sub>2</sub>	P <sub>2,7</sub>	P <sub>2,6</sub>	P <sub>2,5</sub>	P <sub>2,4</sub>	P <sub>2,3</sub>	P <sub>2,2</sub>	P <sub>2,1</sub>	P <sub>2,0</sub>			cor1	
PP_3	1	S <sub>3</sub>	P <sub>3,7</sub>	P <sub>3,6</sub>	P <sub>3,5</sub>	P <sub>3,4</sub>	P <sub>3,3</sub>	P <sub>3,2</sub>	P <sub>3,1</sub>	P <sub>3,0</sub>			cor2			
PP_4							TP	major			cor3					
	P <sub>15</sub>	P <sub>14</sub>	P <sub>13</sub>	P <sub>12</sub>	P <sub>11</sub>	P <sub>10</sub>	P <sub>9</sub>	P <sub>8</sub>	P <sub>7</sub>	P <sub>6</sub>	P <sub>5</sub>	P <sub>4</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>

Table 3: partial products with the help of modified booth algorithm

For all partial product generation same logic will be applied so and at the end we will get PP\_0. Output stage else if zero is set high then it sets the output to '0'. Now for every combination of the triplet formed through Figure 3 a partial product PP\_0 [0] is formed. This entire logic is replicated for all bits of the partial products. Hence at the end we get a 14 bit PP\_0. Correspondingly we get PP\_1, PP\_2, and PP\_3 respectively. Modified booth encoder will generate neg signal so that it will decide that input to pass or complement value to pass to next stage.

Correction bits are also added so as to minimize the computing error.

The Wallace tree architecture when used in conjunction with booth encoder leads to high speed computation and yields higher efficiency. Wallace tree algorithm is used to reduce the partial product and we are trying to use compressors so that the use of many full adders and half adders can be limited.




Fig 4: implemented partial product generation and Wallace methodology used

### III. Wallace tree structure

Wallace tree architecture implements a faster addition as the data bits need not wait for the previous data to appear at the input.

Consider a particular column in which all the bits of the partial products present in that column are added together the carry which is generated is not propagated. A set of matrix will reduce the iterations to a minimum value. The final stage is a simple carry adder which will add all the carry propagated into a final value. At this point even the

After reduction of partial product reduction step is done final addition of partial product are done. In our design we can see that from booth encoding we will get  $N/2+1$  rows means for bit binary multiplication we get 5 rows of partial product rows and then five rows are reduced to three rows by using compressors, half adder and full adder and then three rows will be reduced to two rows, And final addition stage we are using ripple carry adder to get mantissa output.

**B. Exponent block**

The block diagram of exponent block is shown in figure, in floating point binary multiplication exponent block provide exponent values multiplication with addition of bias according to IEEE standard. In the implementation part of exponent block, we are taking Exp\_A, Exp\_B, bias and normalized values are adding so that finally we will get 8 bit exponent values because the exponent value will be varies from -127 to 255 according to IEEE standard. Means for largest unsigned value represented by 8bits and it is ranges from  $1.0 \times 2^{-127}$  to  $1.0 \times 2^{+128}$  for single precision method.




Fig 5: Exponent block

Same thing can be seen in our design that Exp\_A and Exp\_B are giving to ripple carry adder through 2:1 mux and these values are adding with bias and normalized value when exponent values are positive. When exponent values are negative then Exp\_A and Exp\_B are 2's complimented and then added with bias and normalizer values and finally 8 bit exponent value will be stored is shown in figure 5.

**C. Sign bit calculation:**

It is very simple to calculate sign bit of Mcand and Mplier by using XOR gate because as we all know the operation of XOR gate is when two in are different we get '1' so sign calculation is done by XOR ing the MSB of Mplier and Mcand .

**III. SIMULATION AND RESULTS**

Design and implementation of modified booth encoder based floating point multiplier is done with the help of cadence virtuoso window. And we have written Verilog code and simulated in Cadence digital, NC simulator. The implementation and simulations results are shown below,

In figure 6 shows that final block level implementation of floating point multiplier and this is also include signed and unsigned multiplication. The figure 7 (a), (b) and (c) shows that wave forms of floating point multiplier and we got one sign bit, 8 exponent bits and 8 mantissa bit outputs. The table 4 gives the area and power generated from cadence NC simulator.

Number of cell	Area	Power			delay
		Dynamic power (nW)	Leakage power (nW)	Total power (nW)	
306	1893	64118.318	1834.921	65953.239	330ps

Table4: results from NC simulator







Fig 6: floating point multiplier



(a)



(b)



(c)

Fig 7: floating point multiplier simulation in cadence

From Cadence NC simulator we had run the Verilog code and cadence NC simulator automatically generated floating point multiplier schematic is shown in figure 8.




Fig 8: floating point multiplier schematic generated from in Cadence NC simulator

#### IV. CONCLUSION

In this paper we have studied about the multipurpose arithmetic multiplier circuit are designed and we have multiplied binary signed, unsigned and floating point numbers. Results are verified using the cadence virtuoso software. Power, area, and delay analysis are verified using cadence NC simulator.

#### V. REFERENCES

- [1]. Qingzheng LI, Guixuan LIANG and Amine BERMAK, "A High Speed 32-bit Signed/Unsigned Pipelined Multiplier", 978-0-7695-3978-2/10, issued by IEEE international symposium electronic design, test & application, PP 207-211, 2010.
- [2]. Rahul D Kshirsagar, Aishwarya.E.V., Ahire Shashank Vishwanath, P Jayakrishnan, "Implementation of Pipelined Booth Encoded Wallace Tree Multiplier Architecture", 978-1-4673-6126-2/13/\$31.00\_c 2013 IEEE.
- [3]. D.rajaramesh, Shaik. Kalisha baba, "Design and implementation of advanced modified booth encoding multiplier", volume 2, issue 8, international journal of engineering science invention, PP 60-68, 2013.
- [4]. Riya Saini, R.D.Daruwala, "Efficient Implementation of Pipelined Double Precision FloatingPoint Multiplier", ISSN: 2248-9622, Vol. 3, Issue 1, pp.1676-1679, IJERA, 2013.

- [5]. D.Srinu, S.Rambabu, and G.Leenendra Chowdary, "Implementation of High Speed Signed Multiplier Using Compressor"
- [6]. Himanshu bansal, K.G Sharma, Tripti Sharma, "Wallace tree multiplier designs: a performance comparison review", ISSN 2222-1727, colume 5, Issue 5,IISTE, 2014.