

Single Phase Cuk Rectifier To Get Positive Output Voltage And Reduced Total Harmonic Distortion.

ANKITHA.C

MECS, MTech,

Dept. of Electronics and Instrumentation Engg.

DSCE, Bangalore-78, India

GOPALIAH.

Assistant Professor,

Dept. of Electronics and Instrumentation Engg.

DSCE, Bangalore-78, India

Abstract— A single-phase bridgeless Cuk ac/dc power factor correction (PFC) rectifier with positive output voltage is proposed in this paper. For low output voltage product applications, the rectifier is designed to convert high input voltage to low output voltage. The proposed rectifier operates in discontinuous conduction. A simple translation method to have the positive output voltage is the Cuk converter. The design, operation procedure of the proposed rectifier are addressed in detail in this paper. Simulation and experimental results obtained from a 150-W rated prototype circuit with input of 90–130 Vrms, 60 Hz, and output of 48 Vdc have verified the validity of the proposed rectifier.

Index Terms—AC–DC power converter, Cuk, discontinuous conduction mode (DCM), positive output voltage, power factor correction (PFC), voltage control, zero-current switching (ZCS).

I. INTRODUCTION

In recent years, switched-mode power supply technologies have rapidly developed. Most switched-mode power supplies for electronic products are used to convert ac to dc sources in different applications. The use of a transformer, a bridge rectifier, and capacitors can achieve a dc output voltage easily, but current at the input may be seriously distorted.

Therefore, PFC converters are critically required for ac–dc conversion[1]. Many circuit configurations have been developed for the PFC applications. The conventional PFC converter is a full-bridge rectifier, followed by a boost converter, as shown in Fig. 1. The converter is widely used because of its simplicity. However, due to boosting behavior of the converter, the output voltage is always greater than the input voltage.




Fig. 1. Conventional boost PFC converter




Fig. 2. Conventional buck–boost PFC converter.

The buck converter is seldom used in the PFC application, since, as the input current of the buck converter is discontinuous, it would lose control when the input line voltage is lower than the output voltage[2]. In addition, to filter the input current, additional passive filter must be used at the buck converter input. A buck PFC rectifier has been recently proposed in[3] for voltage step-down applications.

The buck PFC converter may lead to increased total harmonic distortion (THD) and reduced power factor (PF)[4]. Therefore, in such applications, converters such as Cuk converter are often used next to a full-bridge rectifier, as shown in Figs. 2–3,[5]–[13] to have a PFC converter with low output voltage.




Fig. 3. Conventional Cuk PFC converter.

All the converters aforementioned can be used in discontinuous conduction mode (DCM) or continuous conduction mode (CCM). While operating in DCM to shape the input current sinusoidally, these converters have intrinsic PFC characteristics at fixed duty ratio[14], there is no need of any control circuit. However, the drawbacks of buck–boost converter operating in DCM are high-current stress on semiconductor devices and discontinuous input current, which increases the THD. On the other hand, Cuk converters are the ones whose input currents are continuous, while operating in DCM with the output voltage lower than the input voltage[15].

The Cuk converter has both continuous input and output currents with a low current ripple. Thus, for applications requiring low current ripples at both the input and output ports of the converter, the Cuk converter seems to be a better candidate in the basic converter topologies. In practical applications, the DCM operation of the Cuk converter significantly increases the conduction losses, due to the increased current stress on the circuit components. However, using CCM for low-power applications, it requires extra components to achieve PFC performance. As a result, additional circuit cost is increased. This limits the DCM operation of the Cuk converter only in low-power applications (< 300 W).

In a conventional PFC Cuk rectifier, as shown in Fig. 3, the current flows through bridge diodes and the power switch (S_1) during the switch on-time and through bridge diodes and the output diode (D_o) during the switch off-time. Thus, during each switching cycle, the current flows through three power semiconductor devices. As a result, the significant conduction loss caused by the forward voltage drop across the bridge diodes degrades the converter’s efficiency, particularly at low line input voltage. To reduce the conduction losses, the number of semiconductor devices should be reduced in the current path. Some methods to reduce conduction losses in Cuk are proposed but the Cuk converter has negative output voltage. Therefore, the extra requirement is an inverse amplifier circuit to translate the negative into the positive voltage[20]. The additional inverse amplifier circuit thus increases the cost.




Fig. 4. Proposed bridgeless Cuk PFC rectifier with negative output voltage.




Fig. 5. Blocking diagram of the conventional Cuk PFC circuit (with negative output voltage).

II. PROPOSED BRIDGELESS CUK PFC RECTIFIER WITH POSITIVE OUTPUT VOLTAGE

Fig. 4 shows the proposed initial bridgeless Cuk PFC rectifier, which has a negative output voltage, like the existing Cuk PFC rectifier. As noted, for this circuit, an inverting circuit to transfer the negative to the positive output voltage is still required for analog feedback control, as shown in Fig. 5. To obtain the positive output voltage without the inverting amplifier circuit, it is possible to transfer the polarity of all the components in Fig. 4 in the way as shown in Fig. 6, and obtain the proposed bridgeless Cuk PFC rectifier in Fig. 7. Thus, the feedback control circuit is simpler, and the cost can be also reduced, as compared with the conventional feedback control circuit shown in Fig. 5, although the power switch employed in the proposed circuit is floated with a high-side gate driver needed.




Fig. 6. Transferring the polarity of all components in the proposed initial topology in Fig. 4.




Fig. 7. Proposed bridgeless Cuk PFC rectifier with positive output voltage.




Fig. 8. Equivalent circuit in mode I (switch S1 is turned on).

A. PRINCIPLES OF OPERATION

Mode I [t0 – t1]: This mode starts when switch S1 is turned on, as shown in Figs. 8 and 9. Input inductor L2 starts to charge linearly in slope of Vac(t)/L2, and diode Dp is forward biased by the inductor current iL2. The voltage across L0 is equal to Vac(t); thus, iLo increases linearly in slope of Vac(t)/Lo. The inductor currents during this mode are given by

$$\frac{di_{Ln}}{dt} = \frac{V_{ac}(t)}{L_n}, \quad n = 2, o. \quad (1)$$

Accordingly, the peak current through the active switch S1 is given by

$$I_{S1,pk} = \frac{V_m}{L_e} D_1 T_s \quad (2)$$

where Vm is the amplitude of the input voltage Vac(t), D1 is the switch duty cycle, and Le is the parallel combination of inductors L1, L2, and L0.




Fig. 9. Theoretical DCM waveforms during one switching period Ts in mode I (switch S1 is turned on).

Mode II [t1 – t2]: This mode starts when switch S1 is turned off and diode D0 is turned on, simultaneously, as shown in Figs. 10 and 11. Input inductor L2 starts to discharge linearly.




Fig. 10. Equivalent circuit in mode II (switch S1 is turned off).

in slope of Vac(t)/L2, and diode Dp is forward biased by the inductor current iL2. The voltage across L0 is equal to Vo; thus, iLo decreases linearly in slope of Vo/Lo. Note that diode D0 is turned off at zero current. The inductor currents of L2 and L0 during this mode are given by

$$\begin{aligned} \frac{di_{L2}}{dt} &= \frac{-V_{ac}(t)}{L_2} \\ \frac{di_{Lo}}{dt} &= \frac{-V_o}{L_o}. \end{aligned} \quad (3) \& (4)$$

Mode III [t2 – t3]: During this interval, only diode Dp conducts to provide a path for iL2, as shown in Fig. 12. Accordingly, the inductors L2 and L0 in this interval behave as constant current source. Thus, the voltage of inductors (L2 and L0) is zero. Capacitor C2 is being charged by the inductor current iL2, and the energy of capacitor Co is released to load. This is a freewheeling mode. The theoretical waveforms in this mode are shown in Fig. 13. This mode lasts until the start of a new switching period. The turn-off time of the switch and the output diode is given by

$$t_{off} = T_s - t_{on} - t_{don} \quad (5)$$

where t_{on} is the conducting interval of switch S1, and t_{don} is that of the output diode D0.

According to above equations the normalized length of mode II period can be obtained as follows:

$$D_2 = \frac{D_1}{M} \sin \omega t \quad (6)$$

where ω is the line angular frequency, and M is the voltage conversion ratio ($M = V_o/V_m$).




Fig11. Equivalent circuit in mode III (switch S1 is turned off).




Fig. 12. Theoretical DCM waveforms during one switching period T_s in mode III (switch S1 is turned off).

B. ANALYSIS AND DESIGN OF THE PROPOSED CUK PFC RECTIFIER

1) Design of Input Inductors: According to the relationship of input current ripple ΔI_{L2} , is in Figure7, and input voltage V_{ac} in positive half cycle, the values of input inductor (L_1 and L_2) can be obtained as follows:

$$L_2 = \frac{V_{ac}(t)D_1}{\Delta I_{L2}f_s} \quad (7)$$

2) Voltage Conversion Ratio M: The voltage conversion ratio M can be obtained by applying the power balance principle as follows

$$P_{in}(t) = \frac{2}{T} \int_0^{\frac{T}{2}} V_{in}(t)I_{in}(t)dt. \quad (8)$$

According to the large-signal model of the DCM switch network, it is noted that the average input current can be given as follows.

$$I_{in}(t) = \frac{V_{in}(t)}{R_{in}} \quad (9)$$

where R_{in} is defined as the input resistance and given by

$$R_{in} = \frac{2L_e}{D_1^2 T_s} \quad (10)$$

Evaluating above equations the voltage conversion ratio can be given by

$$M = \frac{V_o}{V_m} = \sqrt{\frac{R_L}{2R_{in}}} \quad (11)$$

3) Boundaries Between CCM and DCM: To operate in DCM, the following inequality must be satisfied:

$$D_2 \leq 1 - D_1. \quad (12)$$

By using above equations following condition for DCM is obtained:

$$K_e \leq K_{e_crit} = \frac{1}{2(M + \sin(\omega t))^2} \quad (13)$$

where the parameter K_e is expressed as follows

$$K_e = \frac{2L_e}{R_L T_s} \quad (14)$$

It is obvious that, the value of K_{e_crit} depends on the line angle ωt . Thus, the parameters of K_{e_crit} can be respectively obtained as

$$K_{e_crit(min)} = \frac{1}{2(M + 1)^2}$$

$$K_{e_crit(max)} = \frac{1}{2M^2} \quad (15)\&(16)$$

Therefore, for $K_e < K_{e_crit(min)}$, the proposed bridgeless Cuk PFC rectifier with positive output voltage always operates in DCM.

4) Selection of Input Capacitors: In the Cuk converter as PFC, voltages of the input capacitors C_1 and C_2 should be nearly constant value within the switching period T_s and follow the input voltage profile within a line period. In addition, the input capacitors C_1 and C_2 should not cause low-frequency oscillations with the converter inductors. Thus, the energy transfer capacitors C_1 and C_2 are determined based on

inductors L_1, L_2 , and L_o values such that the line frequency f_L should be well below the switching frequency f_s . In addition, a better initial approximation for choosing the resonant frequency f_r is given by

$$f_r = \frac{1}{2\pi\sqrt{C_1(L_1 + L_o)}} \quad (17)$$

5) Design of Output Capacitor C_o : The output ripple frequency of the converter is two times of the input frequency. In the worst case, the output current during the half period of ripple frequency is provided by the output capacitor. Therefore, C_o can be obtained as follows:

$$C_o = \frac{P_o}{4f_L V_o \Delta V_o} \quad (18)$$

6) Stresses on Semiconductor Devices: According to Figure 10, the following expressions about the stresses on semiconductor devices as functions of input/output voltages and currents on inductors.

$$V_{D,max} = V_{sw,max} = V_{ac,max} + V_o$$

$$I_{D,max} = I_{sw,max} = I_{ac,max} + \Delta I_L - I_{L2,min} \quad (19)\&(20)$$

where $V_{D,max}$ and $I_{D,max}$ are the maximum voltage and current stresses on diodes D_p, D_s, D_1, D_2 , and D_o ; $V_{sw,max}$ and $I_{sw,max}$ are the maximum voltage and current stresses on switch S_1 , respectively. $V_{ac,max}$ and $I_{ac,max}$ are the maximum input voltage and current, respectively; ΔI_L is the current ripple of L_1 or L_2 and $I_{L2,min}$ is the minimum current of L_2 .

III. EXPERIMENTAL RESULTS

By following the specifications given in Table I and the design procedure described earlier, components and parameters used in the proposed power stage circuit are listed in Table II for verification of the proposed rectifier. Fig. 16 shows the experimental setup photograph of the proposed converter.

TABLE I
SPECIFICATIONS OF THE PROPOSED RECTIFIER

Specifications	
Input Voltage V_{in}	90-130 V _{rms}
Output Voltage V_{out}	48 V _{dc}
Rated Power P_{out}	150 W
Switching Frequency f_s	100 kHz

TABLE II
COMPONENT PARAMETERS USED IN THE PROPOSED CIRCUIT

Items	Proposed Circuit
Input Voltage V_{in}	90~130 V _{rms}
Output Voltage V_o	48 V _{DC}
Rated Power P_o	150 W
Switching Frequency f_s	100 kHz
Input Capacitors C_1 and C_2	1 μ F
Output Capacitor C_o	2 mF
Input Inductor L_1 and L_2	1 mH
Output Inductor L_o	22 μ H

The following figures shows the input, output voltages, capacitor C_1 & C_2 voltages, input current, duty cycle waveforms for the circuit proposed.



Fig 13. Input voltage waveform




Fig 14. Duty cycle waveform




Fig 15. Output voltage waveform



Fig 16. Voltage waveform across C1 and C2




Fig 17. Input current waveform

TABLE III
CUK CONVERTER SIMULATION RESULTS

%LOAD	%THD	POWER FACTOR	VOUT
100	2.49	0.9961	48
90	2.76	0.9958	43
80	2.78	0.9506	38
70	2.85	0.993	33
60	2.9	0.9923	28
50	3.04	0.9918	24
40	4.5	0.9912	19
30	6.27	0.991	15
20	7.66	0.9908	10
10	7.8	0.98	5

IV. CONCLUSION

In this paper, the Cuk PFC rectifier with positive output voltage has been proposed and experimentally verified. The experimental results have shown good agreements with the predicted waveforms analyzed in the paper. The PF of the circuit has 0.99 above at all the specified input and output conditions. In addition, with only a single switch employed, the implemented system control circuit is simple to achieve high PF by applying any pulsewidth modulation control integrated circuit. Moreover, as required in the traditional Cuk circuit, transferring the original negative output voltage to the positive

one is not needed in the proposed Cuk topology. Convenience of using the Cuk rectifier can be thus obtained.

REFERENCES

- [1] A. A. Fardoun, E. H. Ismail, and A. J. Sabzali, "New efficient bridgeless Cuk rectifiers for PFC applications," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3292–3301, Jul. 2012.
- [2] M. Mahdavi and H. Faarzanehfard, "Bridgeless CUK power factor correction (PFC) circuit with reduced conduction losses," *IET Power Electron.*, vol. 5, no. 9, pp. 1733–1740, Nov. 2012.
- [3] Y. S. Roh, Y. J. Moon, J. G. Gong, and C. Yoo, "Active power factor correction (PFC) circuit with resistor-free zero-current detection," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 630–637, Feb. 2011.
- [4] Power Factor Correction (PFC) Handbook, ON Semiconductor, Denver, CO, USA, Rev. 4, Feb. 2011.
- [5] M. Mahdavi and H. Farzanehfard, "Bridgeless SEPIC PFC rectifier with reduced components and conduction losses," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4153–4160, Sep. 2011.
- [6] Y. Jang and M. M. Jovanovic, "Bridgeless high-power-factor buck converter," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 602–611, Feb. 2011.
- [7] A. J. Sabzali, E. H. Ismail, M. A. Al-Saffar, and A. A. Fardoun, "New bridgeless DCM Sepic and Cuk PFC rectifiers with low conduction and switching losses," *IEEE Trans. Ind. Appl.*, vol. 47, no. 2, pp. 873–881, Mar./Apr. 2011.
- [8] L. Huber, L. Gang, and M. M. Jovanovic, "Design-oriented analysis and performance evaluation of buck PFC front end," *IEEE Trans. Power Electron.*, vol. 25, no. 1, pp. 85–94, Jan. 2010.
- [9] R. Oruganti and M. Palaniapan, "Inductor voltage control of buck-type single-phase AC-DC converter," *IEEE Trans. Power Electron.*, vol. 15, no. 2, pp. 411–416, Mar. 2010.
- [10] P. F. de Melo, R. Gules, E. F. R. Romaneli, and R. C. Annunziato, "A modified SEPIC converter for high-power-factor rectifier and universal input voltage applications," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 310–321, Feb. 2010.
- [11] Application hint 85 MIC2295 and MIC6211 Cuk converter, buck/boost inverter, Micrel, San Diego, CA, USA, Oct. 2010.
- [12] R. Itoh, K. Ishizaka, and H. Okada, "Single-phase buck rectifier employing voltage reversal circuit for sinusoidal input current waveshaping," *IEE Proc.—Elect. Power Appl.*, vol. 146, no. 6, pp. 707–712, Nov. 1999.
- [13] M. A. Al-Saffar, E. H. Ismail, and A. J. Sabzali, "Integrated buck-boost quadratic buck PFC rectifier for universal input applications," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2886–2896, Dec. 2009.
- [14] Application review and comparative evaluation of low-side gate drivers, Fairchild Semiconductor, San Jose, CA, USA, Rev. 1.0.3, AN-6069, 2007.
- [15] C. Jingquan, D. Maksimovic, and R. Erickson, "A new low-stress buckboost converter for universal-input PFC applications," in *Proc. 6th IEEE Appl. Power Electron. Conf.*, Mar. 2001, vol. 1, pp. 343–349.
- [16] T. Ching-Jung and C. Chern-Lin, "A novel ZVT PWM Cuk powerfactorcorrector," *IEEE Trans. Ind. Electron.*, vol. 46, no. 4, pp. 780–787, Aug. 1999.

[17] W. Huai and I. Batarseh, "Comparison of basic converter topologies for power factor correction," in Proc. IEEE Southeastcon, Apr. 1998, pp. 348–353.

[18] D. S. L. Simonetti, J. Sebastian, and J. Uceda, "The discontinuous conduction mode Sepic and Cuk power factor preregulators: Analysis and design," IEEE Trans. Ind. Electron., vol. 44, no. 5, pp. 630–637, Oct. 1997

[19] M. Brkovic and S. Cuk, "Input current shaper using Cuk converter," Proc. 14th IEEE Telecommun. Energy Conf., Oct. 1992, pp. 532–539.