

IMPROVED PERFORMANCE IN CURRENT MIRROR SUITABLE FOR LOW VOLTAGE APPLICATION

Neha Singh, Richa Srivastava

Abstract— This paper presents a high performance current mirror (CM) in which the output current accurately copies the input current. In this paper, a low power design of current mirror using floating gate MOS transistor is presented. The proposed CM offers extremely high degree of copying accuracy over a wide operating current range. The proposed CM is being simulated by using CADANCE Virtuoso in TSMC 0.18 μm using CMOS technology, using a single supply voltage of 1.2 V. The circuit is shown to have high current copying accuracy for a range of (0–700 μA)

Index Terms—FGMOS, Compliance voltage, Low power, Current mirror.

I. INTRODUCTION

In today's scenario, the market demands of the electronic equipment which are portable and which are efficient i.e. can be used for long period. The electronic equipment in demand consumes low power and they work on low voltage. The downscaling of the technology has been done in nanometers and demand of low power requirements under low supply voltage has put limitation on design of amplifiers with high gain, dynamic range and full signal swing [2]. In view to market demand, nowadays IC designers are moving towards Floating Gate Metal Oxide Semiconductor (FGMOS) transistor [1].

So, the main reasons for the advent of low voltage circuits can be:

- (a) Firstly, to make sure about the device reliability, as the channel length is being scaled down in the sub microns and gate oxide thickness to nanometers, the supply voltage needs to be reduced. Due to the scaling of gate length which also scales down the threshold voltage and as the off state current of MOSFET varies exponentially with the threshold voltage V_t , as the V_t reduces it results in higher off state current.
- (b) Secondly, increasing number of components on a single chip. Only a limited amount of power per unit area can be dissipated on a silicon chip. The increasing density of

components allows more electronic function per unit area, so

the power per electronic function has to be lowered in order to

prevent overheating of the chip.

(c) Thirdly, battery-powered portable equipment's. In order to have an acceptable operation period from a battery, both the supply power and the supply voltage have to be reduced. The reduced power supply and the supply voltage requires the special circuit techniques.

So nowadays the challenges that are being derived from market requirements is to reduce supply and the power consumption of the circuit. Many new low voltage design techniques for low voltage analog circuits are available [5], for instance, MOSFETs operating in the:

1. Sub-threshold region [3]
2. bulk driven transistors [3]
3. self-cascode structures [3]
4. floating gate MOS (FGMOS) [2,3,13]
5. The level shifter techniques. [3]

This paper discusses characteristics of current mirror which is being based on FGMOS. This paper comprises of the following sections, in II (second) section current mirror has been described as per discussed in various literature. The FGMOS have been discussed in section III. The proposed circuit have been discussed in section IV and then in continuation with the simulation result in V.

II. CURRENT MIRROR

Current mirror is a one which is being used as a circuit for biasing purpose in operational trans-conductance amplifier (OTA), opamps current amplification, and also as active loading and level shifting [4]. A CM is a type of current amplifier which is being used to replicate the input current at its high impedance output node. It is being used widely as a basic unit in most digital and analog/mixed mode integrated circuits such as OTAs, CCIIs, OMs, CFOAs, analog filters etc. for current amplification, biasing and active loading [6–10]. Thus, the CM helps in improving performances of the ICs. The current mirror circuit basically converts the current entering the circuit into a voltage, and then this voltage is used to control current exiting the circuit [11, 12]. In this paper, a very high performance CM operating over a wide current range has been proposed.

Neha Singh. Department Name, ECE University/ College/ Organization Name, AKGEC, City Name, Ghaziabad Country Name, India Phone/ Mobile 8882635930

Richa Srivastava. Department Name: ECE, University/ College/ Organization Name: AKGEC, City Name: Ghaziabad, Country Name: India,




Fig 1: Block Diagram of Current Mirror.

III. FLOATING GATE MOSFET

FGMOS is floating gate metal oxide semiconductor which is being used as a low voltage design technique in analog circuits. The capacitors which are at input side in FGMOS transistors, they create a capacitor divider network which improves the linearity and attenuates the input signal. Applications in using of multi-input FGMOS transistors can be found in design of multiplier, trans conductor, filter, I–V converter, current mirror with wide range and increase in the bandwidth and other concerned characteristics required for low power design [2]. The gate of a standard MOS transistor is electrically isolated for the fabrication of a standard MOS transistor. The floating gate has a number of inputs are put or set above it, which has being isolated electrically from the floating gate. Floating gate, which is completely surrounded by resistive materials and inputs are connected to it capacitively only. So in terms of DC operating point floating gate is a floating node [13].

The structure of an N-input floating gate MOSFET is shown in figure (2). The schematic symbol is shown in figure 3(a) and its equivalent circuit is shown in fig 3(b). The input voltages are capacitively coupled to the floating gate of the MOSFET, these voltages modulate the channel current as shown in figure 3(c).






Fig 2: Structure of Floating gate MOSFET.



(a)



(b)

Fig 3:(a) schematic symbol (b) Equivalent Circuit

Now let's assume Q_{FG} is the net charge on the floating gate, V_{FG} is the voltage of the floating gate, and V_{Gi} is voltage of the i^{th} control gate, thus

$$V_{FG} = (Q_{FG} + C_{FGD} V_D + C_{FGS} V_S + C_{FGB} V_B + \sum_{i=1}^n C_{Gi} V_{Gi}) / C_{TOTAL}$$

Where,

$$C_{TOTAL} = C_{FGD} + C_{FGB} + C_{FGS} + \sum_{i=1}^n C_{Gi}$$

IV. CADENCE SIMULATION OF FGMOS

FGMOS simulation is carried out using CADANCE virtuoso for 0.18 um technology. A two input common-source FGMOS circuit shown figure (4). The resistances are placed parallel to the capacitors and form the FGMOS.

The resistances which are R1 and R2 are selected in the range of giga ohms and capacitors C1 and C2 are selected in the range of femto farad. The value of R1 and R2 are 100 GΩ and the value of the both capacitances is 100 femto farad. There are two voltages Vb and Vg being mentioned one is bias voltage which can be varied and another is gate voltage which is kept constant. The voltage at the bias gate of FGMOS has been varied from 0 to 750 mV as shown in fig 5, enables us to vary the threshold voltage of the FGMOS and it can be observed that FGMOS can be operated at lower voltages as compared to conventional MOS. The gate voltage is being kept constant at 750mV.




Fig 4: FGMOS circuit




Fig 5: FGMOS Transfer Characteristics

V. PROPOSED FGMOS CURRENT MIRROR

The proposed FGMOS based current mirror configuration is shown in fig 6. The circuit consists of 6 transistor. The input current is being given through I_{in} of the M1 transistor and M2 is the mirror of it.

There is a FGMOS technique applied at the current mirror and it consists of two resistances, the two capacitances and a bias voltage. The circuit consists of the common source MOSFET M6 with a biasing current I_{b1} as shown in fig 6. Where MOSFETS M3, M5, M6 with their biasing currents as I_b and I_{b1} specifies a super cascode configuration. The table 1 defines the various design parameters of the CM which has been proposed.




Fig 6: Proposed Current Mirror

Table 1: Design parameters of the proposed CM

VI. SIMULATION RESULTS

In this section, simulation results of the proposed CM have been presented. The proposed circuit has been simulated by Cadence Virtuoso in TSMC 0.18 μm CMOS technology, using a single supply voltage of 1.2 V.

The fig7 shows the graph between the output current and input current. The current transfer characteristics of proposed circuit from 0 to 700 μA is shown in Fig. 7 It shows the input current ranging from 0 to 700 μA as compared to conventional which has range from 0 to 500 μA .




Fig 7: Input current vs Output current characteristics of proposed current mirror




Fig 8: Power consumption of the proposed CM

The fig 8 tells about the power consumption of the proposed CM which is 175uW.

Table 2: Simulated results for proposed CM

Parameters	Proposed CM
Technology	0.18um
Power supply	1.2V
Input current range	(0 – 700)uA
Power consumption	175.02uW

VII. CONCLUSION

This paper demonstrates a current mirror (CM) employing FG MOS technique. The FG MOS technique helps in improving the current range at low voltages and improves power consumption of the CM. The CM can be used in current amplification, biasing and active loading.

ACKNOWLEDGMENT

I would like to thank Ajay Kumar Garg Engineering College for providing all the required resources for this work and their faculty members for their guidance.

REFERENCES

- [1] J.Ramirez Angulo, C.Urquidi, R.G.Carvajal, A.Lopez-Martin, 2003 A new family of low-voltage analog circuits based on quasi floating gate transistors, *IEEE Trans. on Circuits Syst.-II*. Vol 50, No 5, pp 214–220.
- [2] Nikhil Raj, Ashutosh Kumar Singh, Anil Kumar Gupta, 2014, Low power high output impedance high bandwidth QFGMOS current mirror. *Microelectronics Journal- Elsevier*. Vol.45, pp.1132–1142, 2014.
- [3] Rajput SS, Jamuar SS., 2002 Low voltage analog circuit design techniques. *IEEE Circuit System Mag*, Vol. 2, pp.24–42, 2002
- [4] P.E.Allen, D.R.Holberg, CMOS Analog Circuit Design, Second edition, Oxford University Press, USA, 2002.
- [5] S. S. Rajput and S. S. Jamuar, "Low voltage, low power high performance current mirror for portable analogue and mixed mode applications," *IEE Proc. Circuits Devices and Syst.*, vol. 148, no. 5, pp. 273–278, Oct. 2001.

- [6].Nairn, D. G., & Salama, C. A. T. (1990). Current-mode algorithmic analog-to-digital converters. *IEEE Journal of Solid-State Circuits*, Vol 25, no 4, pp 997–1004.
- [7] Sackinger, E., & Guggenbuhl, W. (1990). A high-swing, high impedance MOS cascode circuit. *IEEE Journal of Solid-State Circuits*, Vol 25, no 1, pp 289–298.
- [8] Serrano T, & Linares Barranco, B. (1994). The active input regulated-cascode current mirror. *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol 41, no 6, pp 464–467.
- [9] Itakura, T., & Czarnul, Z. (1997). High output-resistance CMOS current mirrors for low-voltage applications. *IEICE transactions on Fundamentals of Electronics, Communications and Computer Sciences*, E80-A(1), pp 230–232.
- [10] Al-Absi, M. A. (2009). A novel highly accurate current mirror. *International Journal of Electronics*, vol 96, no (8), pp 781–786.
- [11] S. S. Jamuar, Susheel Sharma and S. S. Rajput, "Analog Signal Processing using FG MOS based Structures: a tutorial", *J. of Active and Passive Electronic Devices*, vol. 3, pp. 109-124, 2008.
- [12] S. S. Rajput and S. S. Jamuar, "A high performance current mirror for low voltage designs," *Proc. IEEE Asian Pacific Conf. Circuits Syst., China*, pp. 170-173, 2000.
- [13] Susheel Sharma, S. S. Rajput, L. K. Mangotra and S. S. Jamuar, "FGMOS based wide range low voltage current mirror and its applications," *Proc. 2002 IEEE Asia-Pacific Conference on Circuits and Systems*, pp. 331-334, Indonesia, Oct. 2002

Neha Singh received her B.Tech degree in Electronics and Communication Engineering from Uttar Pradesh Technical University India in 2014. This author is pursuing M.Tech in VLSI design from A.K.G. Engineering College, Ghaziabad Uttar Pradesh, India. Her major areas of research work include Analog Circuit Design

Richa Srivastava received her degree of B.TECH in ece and ME in VLSI DESIGN from banasthali. She is an assistant professor in AKG engineering college .