

An Ultra-Low-Voltage Self-Biased OTA for Frequency Response and Gain Improvement

Monu Kumar, Asst. Prof. Tukur Gupta

M.Tech (VLSI-Design)

Ajay Kumar Garg Engineering College, Ghaziabad
Uttar Pradesh, India

Abstract--This paper present An Ultra-Low-Voltage Self-Biased OTA for Frequency Response and Gain Improvement based low-power low-voltage variant of recently proposed an active element namely Operational Transconductance Amplifier (OTA). The proposed configuration operating at lower supply voltage 0.5 V with the total quiescent power consumption of 2.3738 μ W at the biasing current of 4.74 μ A. The simulations are performed using Tanner 65nm CMOS technology parameters with 0.5 V supply voltage to validate the effectiveness of the proposed circuit.

Index Terms--Ultra Low Voltage, Bulk-driven MOS Transistor, OTA, Low Power, Analog Circuit.

I. INTRODUCTION

The trend technology is scaling and demand of portable electronics equipment growing day to day, it has motivated the researcher in developing ultra-low-voltage low-power analog signal processing circuits. Ultra-low-voltage low-power design involves various techniques so that the complete analog circuit could meet the proposed design requirement. Various ultra-low-voltage, low-power design techniques have been reported in many literatures explaining techniques like sub-threshold MOSFETs, level shifter approach, self-biasing cascade approach, bulk driven approach and use of floating gate transistor, and level shifting [1], [2]. Several operational transconductance amplifier (OTA) design that operated from a supply voltage of 1 V or below have been reported [3]-[4]. In this paper, we present an OTA design that operate from a subthreshold 1 V power supply while achieve rail-to-rail input range. The proposed operational transconductance amplifier (OTA) combine two different ultra-low-voltage technique to meet design requirement at the input stage. Mainly, use a two techniques are pseudo-differential amplifiers techniques and bulk-driven MOS transistors, use to achieve rail-to-rail input range with ultra-low-voltage power supply. As novel biasing techniques is also proposed to enhance the performance of the OTAs. Using the proposed techniques eliminate the need for

extra biasing circuitry and ensure against process variations under ultra-low-voltage condition. Therefore, the propose techniques enhances the common-mode rejection and power-supply rejection of the OTA.

In this paper is organized as follows: In section II we discuss the design of input stage and techniques used to simultaneously achieve both low supply voltage operations and rail-to-rail input range. In section III can be discuss the proposed biasing techniques and impact of the performance of the OTAs, while in section IV discuss the frequency compensation deployed in the OTA. Section V discussed the circuit design and analysis of the operational transconductance amplifier (OTA) and experimental results concluded the paper.

II. DESIGN OF INPUT-STAGE

Design of input stage with rail-to-rail input common mode range (ICMR) is real challenge low-voltage circuits. Complementary differential pair show in Fig.1. Over entire input range from 0 to VDD, at less-then VDDmin then PMOS complementary differential pair is off, Then two techniques are used. First pseudo differential pair techniques and second bulk-driven MOS transistor techniques. First techniques help reduce minimum limit on operating supply voltage, the second techniques achieve the desire rail-to-rail operations at input.

A. Pseudo Differential Pair

Remove the limit on the operating supply voltage VDDmin. Two tail current removing of the pseudo-differential pair then increase the common mode range and output voltage swing. The same time arises two drawback common mode and power supply rejection. Removing two drawback then applying common mode feed forward circuit (CMFF). In addition to save areas and powers with biasing approach, The operational transconductance amplifier (OTA) sensitivity common

mode voltages, supply noises, and process variation is significantly reduce. Fully differential versions of operational transconductance amplifier (OTA) can be built by using replica of second and third stages.




Fig.1: Rail-rail input-stage using complementary differential-pairs.




Fig.2: Pseudo differential pair with CMFF.

B. Bulk-Driven MOS Transistor

Fig.3. Similar to conventional gate-driven MOS transistor, gate-source voltage of a bulk-driven MOS transistor is fixed, but slightly above threshold level and to create a conducting channel between sources and drain regions. The channel is modulated by the ac input signal applied to a bulk terminal instead of the gate terminal. The minimum input voltage not limited by the threshold voltage of the transistor.




Fig.3: Bulk-driven NMOS transistor circuit operation.

III. PROPOSED BIASING TECHNIQUE

Operational Transconductance Amplifier (OTA), Differential input voltage produced an output current (VCCS), additional input for current to control.




Fig.4: Symbol of OTA.




Fig.5: Open loop circuit OTA.

Fig.5. Open loop circuit operational transconductance amplifier can be design of voltage gain 56 dB and phase margin 180-40 = 40. The circuit can be without damping factor network (DFC) design, and adding two transistor M3 and M5 in the second stage. First and third stage are

non-inverting stage and second stage are inverting common-mode stage.

$$A_{CM} = \frac{V_{out}}{V_{in,CM}} \approx \left(\frac{g_{m1} g_{m2} g_{m3}}{g_{m2}} \right) (r_{o5} \parallel r_{o6}) (r_{o7} \parallel r_{o8})$$

Assuming the current-mirror transistor M4 and M6 same aspect-ratio, there realized same transconductance then differential gain ADM will be (0) zero, and common-mode gain ACM is found above equation and the corresponding common-mode rejection-ratio (CMRR) is

$$CMRR = \left| \frac{A_{DM}}{A_{CM}} \right| = \frac{1}{2} g_{m2} (r_{o1} \parallel r_{o2})$$

Close-loop operational transconductance amplifier can be performing of design unity gain frequency and power consumptions is reduce.




Fig.6: Close-loop circuit OTA.

Fig.6. Feedback work as a voltage follower, unity gain frequency is 1.16 MHz, power consumption is 2.3738 μW. Transistor M7 and M8 need are transconductance, which make suitable for low voltage application.

$$A_{DM} = \frac{V_{out}}{V_{in}} \approx \frac{1}{2} g_{m1} g_{m2} g_{m3} (r_{o1} \parallel r_{o2}) (r_{o5} \parallel r_{o6}) (r_{o7} \parallel r_{o8})$$

The differential-mode dc gain ADM proposed OTA can obtained from pole and zero of the circuit further analyzing the small-signal model.

IV. RESULTS AND SIMULATION

To confirm the validity of the claim made in this paper, The operational transconductance amplifier (OTA)

circuits with self-biasing was fabricated in 65 nm CMOS technology. The operational transconductance amplifier (OTA) was design with a nominal dc gain 56 dB and unity gain frequency 1.16 MHz operating off a 0.5 V.




Fig.7: Unity gain frequency.




Fig.8: DC gain of OTA.




Fig.9: Phase-margin of OTA.

The transistor dimensions and operating conditions listed in Table I.

**TABLE I
TRANSISTORS DIMENSIONS**

Transistors	W	L
M1	65 μm	160 nm
M2	64 μm	160 nm
M3	52 μm	160 nm
M4	128 μm	160 nm
M5	52 μm	160 nm
M6	128 μm	160 nm
M7	96.6 μm	160 nm
M8	264 μm	160 nm

**TABLE II
DESIGN PARAMETERS OF PROPOSED WORK**

Parameters	Proposed work
Power Supply[V _{DD}]	0.5 V
Technology	65 nm
Software	Tanner

**TABLE III
RESULT OF PROPOSED OTA**

Parameters	Proposed OTA
Power	2.3738 μW
DC Gain	56 dB
Unity Gain Frequency	1.16 MHz
Phase margin	40

The Table 3. Provide all the detailed results of simulation done on tanner of the proposed circuit.

The Fig.6: tell about the power consumption of the proposed OTA which is **2.3738 μW** .

V. CONCLUSION

This paper presents OTA for ultra-low voltage operation was in modern CMOS technologies. The input stage of proposed OTA two low voltage techniques, first pseudo differential pair and bulk-driven MOS transistor. Proposed OTA simultaneously allow both minimum supply voltage operations and rail-to-rail input common-mode range. The proposed self-biasing techniques eliminate the need for extra biasing circuitry, allow saving area and power consumption. Three-stage OTA for low voltage application was design and fabricated in a **65 nm** CMOS technology.

ACKNOWLEDGMENT

The author would like to thanks VLSI Design department of Ajay Kumar Garg Engineering College, Ghaziabad Uttar Pradesh India for providing and guidance for research work. Microelectronics for providing Tanner tools and facilitating the chip fabrications.

REFERENCES

- [1] S. Yan and E. Sanchez-Sinencio, "Low voltage analog circuit techniques: A tutorial", *IEICE Trans. Fund.*, vol. E83, no. 2, pp. 1-17, Feb. 2000.
- [2] S. S. Rajput and S. S. Jamuar, "Low voltage analog circuit design techniques", *IEEE Circuits Syst. Mag.*, vol. 2, no. 1, pp. 24-42, May 2002.
- [3] B. Blalock, P. Allen, and G. Rincon-Mora, "Designing 1-V op-amps using standard digital CMOS technology", *IEEE Trans. Circuit Syst. II, Analog Digital Signal Process.*, vol. 45, no. 7, pp. 769-780, Jul. 1998.
- [4] L. Ferreira and S. Sonkusale, "A 60-dB gain OTA operating at 0.25-V power supply in 130-nm digital CMOS process", *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 6, pp. 1609-1617, Jun. 2014.

- [5] M. Taherzadeh-Sani and A. Hamoui, "A 1-V process-insensitive current-scalable two-stage op-amp with enhanced DC gain and settling behavior in 65-nm digital CMOS", *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 660-668, Mar. 2011.
- [6] L. Zuo and S. Islam, "Low-voltage bulk-driven operational amplifier with improved transconductance", *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 8, pp. 2084-2091, Aug. 2013.
- [7] J. Fonderie, M. Maris, E. J. Schnitger, and J. H. Huijsing, "1-V operational amplifier with rail-to-rail input and output ranges", *IEEE J. Solid-State Circuits*, vol. SC-24, pp. 1151-1159, Dec. 1989.
- [8] R. Griffith, R. Vyne, R. Dotson, and T. Petty, "A 1-V BiCMOS rail-to-rail amplifier with n-channel depletion mode input stage", *IEEE J. Solid-State Circuits*, vol. 32, pp. 2012-2022, Dec. 1997.
- [9] T. H. Lin, C-K. Wu, and M. C. Tsai, "A 0.8-V 0.25-mW current-mirror OTA with 160-MHz GBW in 0.18- μ m CMOS", *IEEE Trans. Circuit Syst. II, Exp. Briefs*, vol. 54, no. 2, pp. 131-135, Feb. 2007.
- [10] T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5- μ A rail-to-rail CMOS operational amplifier", *IEEE J. Solid-State Circuits*, vol. 37, pp. 286-292, Mar. 2002.

Devices and Circuits and Networks. During his career he had done his industrial training at BSNL and NTPC. He had done his major work OTA Circuit Design.



Tukur Gupta has received M.Tech degree in Microelectronics & Embedded Technology from Jaypee Institute of Information Technology, Noida in 2015. She completed her B.Tech from Krishna Institute of Engineering & Technology, Ghaziabad (Formerly UPTU, Presently AKTU) in 2010. She worked with Tata Consultancy Services from December 2010 to June 2013. Currently she is working as Asst. Prof. in Electronics & Communication deptt. In AKGEC, Ghaziabad. Her objective is to seek a position where she can effectively contribute her competent technical skills. Her current research interest is in specialized stream of Embedded and Real-Time System. She has published her works in international conferences and journals in the field of Embedded Systems and VLSI-Design. She has actively participated in various Electronics workshops, trainings and conferences.



Monu Kumar is pursuing M.Tech in VLSI-Design from Ajay Kumar Garg Engineering College, Ghaziabad Uttar Pradesh India (affiliated to Dr. A.P.J. Abdul Kalam Technical University, Lucknow and Formerly UPTU, Lucknow). He completed his B.Tech in Electronics & Communication Engineering from Sunderdeep Engineering College, Ghaziabad Uttar Pradesh India (affiliated to Gautam Buddh Technical University, Lucknow and Formerly UPTU, Lucknow) in 2013. His areas of interest are Analog Circuit Design, Electronics