Abstract — In Bio-Medical engineering, ECG signal is used for the analysis of heart activity. For critical ECG is the electrocardiogram, the signal taken from the Heart to trace the activities. Digital Signal Processing (DSP) is the branch of Signal Processing which involves analysis/processing of signals eg ECG, EEG, EMG etc. This implementation DSP requires the FPGA with various algorithms, so for the pre-processing unit of ECG needs an embedded system based on FPGA. This design uses the Discrete Wavelet Transform (DWT) approach. Thus, the system deals mainly with the two Filters one Low Pass Filter & another High Pass Filter. As the DWT-based implementation requires important hardware architecture so our system is designed in such a way to reduce size, a FPGA consuming low power & size so it can be easily moved anywhere, a low cost as well. This whole system is designed by using Xilinx High-End Design Tools so it can be developed & simulated in proper as well as in easiest way. The Developed system is tested by using the ECG Signal from the database file from MATLAB. After the careful observation of the simulated results, it shows the system is giving proper response for suppression of BLW noise. JTAG Hardware co-simulation is used to test the BLW part from design. Xilinx SPARTAN 3 board which is having different diligent features is used to carry out the experiment. Typically this system is used in many Medical, Communication applications to remove noise from signal. Results comparison will be done on MATLAB.

Index Terms — FPGA, ECG, DSP, DWT, FPGA, Xilinx, MATLAB

I. INTRODUCTION

The ECG (electrocardiogram) is the heart wave i.e. the signal taken from the heart to trace its activities. Those ECG Signals are used to diagnose the Heart Disorders. When taking this signal from heart it gets mixed with different other signals such as power-line interface, noise due to muscle activities, motion artifact etc. This may causes the addition of noise in the ECG Signal. ECG signal is taken from body by 6 different electrodes. Which works on the principle of potential difference on body surface generated by the heart electrical activity. This identification & extraction of ECG Signal reduces diagnostic accuracy. Therefore reduction of noise in ECG signal is the exclusive requirement.

Figure 1 illustrates the ECG Signal waveform, the ECG waveform is mainly composed of 5 different waves which reflect the activity of heart during a cardiac cycle (R-R interval). P, Q, R, S & T are the 5 different waves from heart. The Q, R, and S waves are called as QRS complex waveform and treated as a single composite wave describing the main heart activity.

II. H/W AND S/W SYSTEM DESIGN

A. Hardware
   - Spartan-3 FPGA
   - USB to Serial Converter

B. Software
   - Xilinx ISE
   - Eclipse
   - MATLAB

III. PROPOSED SYSTEM

In the proposed system many operations are helping to get results. The steps which are following in block diagram are very crucial. We have designed the FPGA based embedded system for the ECG Signal Analysis which deals with the two different type of noise removal. One is BLW removal & another is QRS detection. As these both technique
requires the same type of signal processing we can use the same Hardware, which will in turn save the time, extra hardware requirements.

### A. BLW Removal

BLW affects the ECG signal in major percentage so removal of BLW is the important factor. It is usually 0.8 Hzs hence it overlaps the ECG Signal & affects it badly. There are different approaches/techniques to remove this BLW noise. One approach is that by using the High Pass Filter which will remove all the high frequency component. It might add some delay in the ECG signal because of the time required by the filter to process the signal.

### B. QRS Detection

The QRS Complex is the part of ECG wave which shows the major working of Heart. This ECG Signal can be seen on display. It is usually the central & most visually obvious part of tracing. It corresponds to depolarisation of left & right ventricles of Human Heart. To remove the noise form QRS detection we use Adaptive filter which will take decisions according the input stage.

### IV. IMPLEMENTATION

#### A. Algorithm

1. Start
2. Loading ECG signal for Database or
3. Get file from User
4. Converting Signal samples in binary stream
5. Transmit Binary Data on Serial Port
6. Receive Data on FPGA by serial protocol
7. Decomposing input signal into low pass and high pass coefficients on fpga
8. Visualize decomposed output.
9. Retransmitting preprocessed ECG signal PC
10. Visualizing preprocessed ECG signal on PC
11. Calculating parameters like
   - PSNR
   - MSE
12. Stop

### V. RESULTS
VI. CONCLUSION
Different Noises get added to the ECG signal such as BLW Noise, inter-line interference etc. So we can use the technique of QRS detection & BLW Removal to remove most of the noise from the ECG Signal. The system simulation was successful resources constraint. Although, DSP system was developed on the DWT algorithm but it has responded in great way to get the output. If the more investigation/analysis is done on the same topic then it will definitely help to optimize the hardware implementations & delay in the circuit. We can make use of more software to simulate the same thing which is going to implement on hardware which will reduce mistakes/ errors

VII. ACKNOWLEDGEMENT
Author would like to thank Prof. S. S. Vasekar for their valuable suggestions and the guidance throughout the project work. Author also would like to thank HOD Dr. S. K. Shah for their valuable support and conceptual guidance.

REFERENCES
[1] EL Mimouni El Hassan, Mohammed Karim,” An FPGA-Based Implementation of a Pre-Processing Stage for ECG Signal Analysis Using DWT” 978-1-4799-4647-1/14/$31.00 ©2014

TABLE 1
DEVICE UTILIZATION SUMMARY

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value (Out of)</th>
<th>Percentage (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>No of Slices</td>
<td>55 / 704</td>
<td>7</td>
</tr>
<tr>
<td>No of Slice Flip Flops</td>
<td>55 / 1408</td>
<td>3</td>
</tr>
<tr>
<td>No of 4 input LUTs</td>
<td>106 / 1408</td>
<td>7</td>
</tr>
<tr>
<td>No of IOs</td>
<td>19</td>
<td></td>
</tr>
<tr>
<td>No of bonded IOBs</td>
<td>19 / 108</td>
<td>17</td>
</tr>
<tr>
<td>No of GCLKs</td>
<td>2 / 24</td>
<td>8</td>
</tr>
</tbody>
</table>

TABLE 2
TIMING ANALYSIS SUMMARY

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum period</td>
<td>7.321ns (Maximum Frequency: 136.588MHz)</td>
</tr>
<tr>
<td>Minimum i/p arrival time before clock</td>
<td>5.212ns</td>
</tr>
<tr>
<td>Maximum o/p required time after clock</td>
<td>5.531ns</td>
</tr>
<tr>
<td>Maximum combinational path delay</td>
<td>5.900ns</td>
</tr>
</tbody>
</table>

[4] Zhe Li1, Jun Ni2, Xin Gu1, “A Denoising Framework for ECG Signal Preprocessing”
