

# Design of 16:1 Multiplexer in Adiabatic Logic Techniques

Nipun Sharma, Palkin Sharma

**Abstract**— *In this paper, the efficiency of a fully adiabatic logic circuit is compared with its combinational and pipelined static CMOS counterparts. The performance of each circuit is studied in terms of the maximum frequency of operation, the minimum voltage of operation, the circuit energy consumption, and the switching noise generated by the circuit. Here we are designing 16:1 multiplexer using adiabatic techniques and results we got are quite effective and helpful in low power consumption. The design simulation is done with the help of software and comparison is done with different adiabatic techniques.*

## I. INTRODUCTION

Highly concerned issue in the low power VLSI design is energy/power dissipation. This is due to the increasing demand of portable systems and the need to limit the power consumption in VLSI chips. In conventional CMOS circuits, the basic approaches used for reducing power consumption are by reducing the supply voltages, on decreasing node capacitances and minimize the switching activities with efficient charge recovery logic[1]. The adiabatic logic works on the principle of energy recovery logic and provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy. The Power consumption is the major concern in low power VLSI design technology.

## II. ADIABATIC LOGIC DESIGN

The term adiabatic comes from thermodynamics, used to describe a process in which there is no exchange of heat with the environment. The adiabatic logic structure dramatically reduces the power dissipation. The adiabatic switching technique can achieve very low power dissipation, but at the expense of circuit complexity[1]. Adiabatic logic offers a way to reuse the energy stored in the load capacitors rather than the traditional way of discharging the load capacitors to the ground and wasting this energy [2]. It should be noted that the fully adiabatic operation of the circuit is an ideal condition which may only be approached asymptotically as the switching process is slowed down. In most practical cases, the energy dissipation associated with a charge transfer event is usually composed of an adiabatic

component[3] and a non-adiabatic component. Therefore, reducing all the energy loss to zero may not possible, regardless of the switching speed. With the adiabatic switching approach, the circuit energies are conserved rather than dissipated as heat. Depending on the application and the system requirements, this approach can sometimes be used to reduce the power dissipation of the digital systems . Like many other adiabatic logic families, Reversible logic is a dual-rail logic family based upon a pair of cross-coupled inverters that are supplied using a power-clock, rather than a static DC power-supply. The configuration of the evaluation logic is what makes reversible logic an ideal family to implement fully reversible adiabatic logic [3][4]. This logic is constructed from nMOS devices attached between the power-clock and the outputs. These nMOS devices take complementary inputs and are constructed to produce a low-resistance path between the power-clock and the asserted output. The non-asserted output should be left with a high-impedance path to power-clock, and will be pulled low by the cross-coupled n-type devices. This means that the function is evaluated when there is sufficient differential between the two outputs, but far more importantly means that by using reverse-flowing data, the outputs can be more completely recovered. This should allow losses to be reduced to leakage[6].

## III. NEED FOR LOW POWER

The requirement for low power design has caused a large paradigm shift where energy dissipation has become as essential consideration as area and performance. Several factors have contributed to this trend. The need for low power devices has been increasing very quickly due to the portable devices such as laptops, mobile phones and battery operated devices such as calculator, wrist watches. These products always put a large attention on minimizing power in order to maximize their battery life. Another motive for low power is associated to the high end products. This is due to the packaging and cooling of such high performance, high density and high power chips are prohibitively expensive. Another consideration low power design is related to the environment. The Micro electronics products become tolerable usage in everyday's life, their need on energy will sharply increase. Therefore the reduction in powerconsumption reduces the heat generated and so reduces the cost required for extra cooling systems in homes and office.

#### IV. OPERATION OF ADIABATIC LOGIC

The term adiabatic indicates the thermodynamics process which is used to describe a process with no transfer of heat with the environment. Hence the adiabatic logic structure effectively reduces the power dissipation in a circuit. The adiabatic switching technique can realize very low power dissipation[1]. Figure (1) shows the adiabatic switching process. Adiabatic logic offers a method to use the energy stored in load capacitors compared to the traditional method of discharging load capacitor to the ground and this energy is wasted. Thus, the term adiabatic logic implements reversible logic and used in low-power VLSI circuits.




Figure 1 .Adiabatic Switching Process

#### V. EFFICIENT CHARGE RECOVERY LOGIC

ECRL consists of two cross coupled PMOS transistors and two N-functional blocks for ECRL adiabatic logic block. Both out and out bar are generated. Energy dissipation is reduced to a large extent in ECRL logic by performing the precharge and evaluation phase simultaneously. ECRL NAND gate ECRL dissipates less energy than other adiabatic logics by eliminating the precharge diodes. It consists of only two PMOS switches[7]. It provides full swing at the output. The basic structure of ECRL logic is similar to the Differential Cascode Voltage Switch Logic (DCVSL) with differential signaling.




Figure 2 .ECRL NAND Logic

A major disadvantage of ECRL circuit is that the coupling effects due to the two outputs are connected by the PMOS latch and the two complementary outputs can interfere with each other.

#### VI. IMPROVED EFFICIENT CHARGE RECOVERY LOGIC

IECRL consists of a pair of cross coupled PMOS device and two N-functional blocks. In IECRL, delay has been improved by adding a pair of cross coupled NMOS devices in the ECRL design. The basic structure of IECRL is similar to the Modified Differential Cascode Voltage Switch Logic (MDCVSL) with differential signaling. The IECRL logic is the improved ECRL logic. The performance of IECRL is better than the ECRL logic even though the number of transistors is higher than the ECRL logic[4]. The main advantage of IECRL logic is that it consists of a pair of cross coupled NMOS devices to improve the performance of ECRL logic.

#### VII. MULTIPLEXER DESIGN

Multiplexers are called data selectors. It has  $2^n$  inputs,  $n$  selection inputs and 1 output. Multiplexers in digital electronics are used to implement combinational functions. In communications, it is used to multiplex different signals into a single channel. In this paper we consider an  $16 \times 1$  multiplexer, which has 16 inputs, 4 selection inputs and 1 output.




Figure 3 .Multiplexer

#### VIII. PROPOSED DESIGN

The proposed design of  $16:1$  multiplexer is designed using Adiabatic techniques namely ECRL and IECRL and their circuit and simulation is done on software namely DSCH2 of Microwind tool. Using Adiabatic techniques we found less consumption in power as compared to CMOS design . These designs can be quite useful in power consumption as lot of power is wasted. Verilog file is generated and used for simulation in Microwind tool.




Figure 4. Schematic layout in ECRL




Figure 5. Schematic layout in IECL

### IX. COMPARITIVE ANALYSIS OF SIMULATION RESULTS

The simulation results are compared based on the power dissipation of the proposed circuits and their transistor count with conventional CMOS logic design. The comparison makes easier to analysis the adiabatic logic circuits based on the power dissipation. The analysis shows that the designs based on adiabatic technique offers significant power reduction which provides better power performance over conventional CMOS circuits.

Technology	Power Dissipation	Transistors
CMOS	14.23	192
ECRL	5.4	161
IECL	0.22	164

Table 1: Comparison of 16:1 Multiplexer Using Different Logics

### X CONCLUSION

Adiabatic circuits are low power solutions which will soon replace CMOS based logic circuits. From the above results, it is clearly depicted that adiabatic logic circuits reduce power dissipation with a design size penalty in terms of transistor count. Circuit simulations show that with the help of PFAL, the energy savings can be reached at a significant level. From the simulations the functionality of the implemented logic gates is found to be satisfactory.

### REFERENCES

- [1]. Manoj Sharma and Arti Noor “Positive Feed Back Adiabatic Logic: PFAL Single Edge Triggered Semi-Adiabatic D Flip Flop”, *African Journal of Basic & Applied Sciences* 5 (1): 42-46, 2013 ISSN 2079-2034.
- [2]. M. Sowjanya , S. Abdul Malik, “Efficiency of Adiabatic Logic for Low-Power VLSI Using Cascaded ECRL And PFAL Inverter”, *International Journal of Engineering Research and Applications*, Vol. 3, Issue 4, Jul-Aug 2013, pp.1277-1280.
- [3]. G.Rama Tulasi, K.Venugopal, B.Vijayabaskar, R.SuryaPrakash, “Design & Analysis of full adders using adiabatic logic”, *International Journal of Engineering Research & Technology*, Vol.1 - Issue 5 (July - 2012).
- [4]. Willingham, D.J., Kale, I., "Using Positive Feedback Adiabatic Logic to implement Reversible Toffoli Gates," NORCHIP, 2008. , vol., no., pp.5,8, 16-17 Nov. 2008
- [5]. Athas, W.C., Svensson, L., Koller, J.G. et al “Low-power digital systems based on adiabatic-switching principles”. *IEEE Transactions on VLSI System*. Vol. 2, Dec. 1994, pp. 398-407.
- [6]. A. Vetuli, S. Di Pascoli, and L. M. Reyneri, “Positive feedback in adiabatic logic”, *Electron. Lett.*, vol. 32, pp. 1867–1869, Sept. 1996.
- [7]. B.Yasoda1, S. Kaleem basha, C. Sreevardan yadav, T.Ravindra “Performance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for Low Power Design”. *International Journal of the Systems and Technologies* ISSN-0974.

### Author



**Nipun Sharma** has done M.tech from Panjab University, Chandigarh. His areas of interest are Electronic Devices and Circuits, Sophisticated Analytical Instruments. Currently he is Assistant Professor (ECE) in Gian Jyoti Group of Institutes , Banur.



**Palkin Sharma** has done M.tech from Punjabi University , Patiala. Her areas of interest are Wireless Sensor Networks, Wireless Communication.