

A Review on Resistive Random Access Memory

Monal Gupta, Dr. Jyoti Kedia

ABSTRACT – In this paper, current progresses in designing aspects of the Resistive Random Access Memory (RRAM) has been discussed. RRAM is one of the most promising and emerging memory technologies. With the increase in demand for better and efficient memories, the need for a technology in which advantage of both volatile and non volatile memories exists has evolved. RRAM has two major benefits that it can be accessed randomly as well as it is a non volatile memory technology. In this paper, a holistic review of RRAM has been presented in terms of various performance parameters, such as on/off ratio, endurance, retention and operating voltage.

Index Terms - Dielectric constant, non volatile memories, Resistive Random Access Memory, resistive switching, volatile memories.

I INTRODUCTION

Semiconductor memory is an electronic data storehouse device realized on semiconductor based integrated circuit. It has now become fundamental for electronics industry. With the agile growth in the necessity for semiconductors, new and improved semiconductor memory technologies are being explored. Older semiconductor memory technologies are still in extensive use and will remain for many more years to follow. The memories can be classified into two categories- volatile and non volatile. Volatile memory is the one that loses contents of the data if power is switched off and retains the data till the device power is on whereas non volatile memory, often known as the secondary memory technology does not lose its data even when the power is turned off [1]. The most explored and developed semiconductor memory technologies are Read only memory(ROM) in which data is written once and can be read as many times, Random access memory(RAM) in which reading and writing of data can be done in any order as desired and flash memory in which data is written and erased in blocks. Each one can be further classified and has its own benefit and use [2]. Classification of semiconductor memories has been discussed in table I. SRAM and DRAM are volatile memories which come under

RAM. FRAM (Ferroelectric RAM), MRAM (Magnetoresistive RAM), PRAM (Phase change RAM), RRAM (Resistive RAM) are all Random Access Memories but non volatile. EPROM, UVEEPROM, EEPROM, OTPROM and FLASH are non volatile memories which comes under ROM [3].

Table I Classification of Semiconductor Memories

Semiconductor Memories			
RAM		ROM	
SRAM	FRAM	EPROM	FLASH
DRAM	MRAM	UVEEPROM	
	PRAM	EEPROM	
	RRAM	OTPROM	
VOLATILE	NON VOLATILE		

II. NON VOLATILE RAM

Non volatile random access memory, also known as NVRAM is a type of memory technology that accesses the data randomly and stores the information irrespective of power on or power off. Various types of NVRAM are Ferroelectric RAM (FRAM), Magnetoresistive RAM (MRAM), Phase change RAM (PCRAM) and Resistive RAM (RRAM) [4]. FRAM has ultra high endurance, low power consumption, faster write performance, gamma radiation tolerance and much large number of write and erase cycle. It is used for faster read operations as compared to MRAM. Drawbacks of using FRAM are low storage density and capacity limitation. Cost of FRAM is also comparatively higher than other NVRAMs [5].

MRAM is usually used for low power applications as it consumes less power as compared to DRAM for read operations, MRAM has high endurance as compared to RRAM and has high read write operations. Also, MRAM is highly dense [6]. But large cell size is required and large power is required for data write. PCRAM is bit alterable and is highly scalable with greater aerial density [7].

But cost of PCRAM is higher than RRAM and MRAM.

On the other hand, RRAM memory is highly dense. Cost of RRAM is comparatively lesser than all other NVRAMs. RRAM can exhibit multilevel resistance property by stacking the MIM stack further [8]. Although endurance of RRAM is not as high as FRAM or MRAM and it consumes higher write power but it can be the technology of the future because work is being carried for increasing endurance of RRAM [9].

RRAM is widely used as a storing device. Also, it is used as a reading device to read data from a cell where a small read voltage is applied

that does not affect state of the memory cell to detect whether the cell is in HRS or LRS. RRAM structure is also used as a switch and as a data propagation device [10]. Various neuromorphic computing is also done by RRAM cell. Principle of operation of all NVRAM memory technologies with their advantages and disadvantages have been tabulated in table 2. Among all the Non volatile RAMs, RRAM is the memory technology of the future as it is highly dense and low cost with multilevel switching and stacking in materials.

Table II Detailed descriptions of NVRAM memory technologies

S.no	Type of RAM	Principle of operation	Advantages	Disadvantages
1.	FRAM	Fieroelectricity	<ul style="list-style-type: none"> • Ultra high endurance • Low power usage • Faster write performance • Gamma radiation tolerance. • Much larger no. of write erase cycle 	<ul style="list-style-type: none"> • Low storage density • High cost • Capacity limitation
2.	MRAM	Magnetoresistivity	<ul style="list-style-type: none"> • High speed read write operation • High endurance • Low power as compared to DRAM • High Density 	<ul style="list-style-type: none"> • Large cell size required. • Large power required for data write.

3.	PCRAM	Space charge conduction	<ul style="list-style-type: none"> • Fast read operation • Bit alterable • High scalability • Greater aerial density 	<ul style="list-style-type: none"> • Multiple bit storage per cell of flash. • High cost
4.	RRAM	Resistive switching	<ul style="list-style-type: none"> • Highly dense • Stacked and multilevel cells • Relatively low cost 	<ul style="list-style-type: none"> • High write power • Less endurance as compared to FRAM and MRAM.

known as VRRAM.

II. RRAM STRUCTURE

RRAM is a two terminal device, passive in nature, in which an insulating layer having switching characteristic is inserted between two electrically conducting electrodes whose resistance is altered by application of external voltage across the metal-insulator-metal stack [11]. The MIM stack can be multilevel switching with multilayer stack, depending on the type of application. RRAM is composed of MIM stack [11]. Top electrode is referred to as TE, Bottom electrode is referred to as BE. In between layer is referred to as Oxide layer. Various metals like Au, Ti, TiN, Pt, W, Ta, La etc can be used in the stack. Also, insulating materials like HfO_2 [12], TiO_2 [13], Al_2O_3 , Ti_2O_5 [14], Nb_2O_5 , ZnO , ZrO_x , WO_x , Cu_xO , NbO_x , SiO_2 [15] etc with high dielectric constant k can be used. The optimum value of dielectric constant, k should lie between $25 < k < 30$ [21]. These materials will have good insulating properties and thermal stability. If the insulating material is a two level stack, it's called as binary RRAM. Similarly, if the insulating material is a three level stack, it' called as trinary RRAM [13]. Also, the RRAM architecture, if horizontally stacked 3D is known as HRRAM and if vertically stacked 3D is




Fig.1 RRAM structure

A. RRAM WORKING

Resistive random access memory is based on resistive switching mechanism of memories, whose resistivity can be, electrically, switched between high and low resistance states. [8]. The RRAM switching can be either unipolar or bipolar. Fig.2 shows the RRAM switching characteristics.

- I. UNIPOLAR SWITCHING: In unipolar switching, the switching direction depends on the amplitude of applied voltage, but not on the polarity of applied voltage. Therefore, Set/ Reset can occur at same polarity [16].
- II. BIPOLAR SWITCHING: In bipolar switching, the switching direction depends on the polarity of applied voltage. Therefore, Set occurs at one polarity and reset occurs at other polarity [16].

Fig. 2(a) shows unipolar RRAM switching characteristics. In this, compliance current, I_{cc} cut off is same at both the polarities.

Fig. 2(b) shows bipolar RRAM switching characteristics. Here, the compliance current, I_{cc} does not have same value at both the polarities.




Fig.2 RRAM Switching characteristics

The switching behavior depends on the oxide material, choice of metal electrode and their interfacial properties [17]. When appropriate voltage is applied to the RRAM, the Metal insulator metal cell can be switched between High resistance state, known as HRS and Low resistance state, known as LRS. Digital logic level of HRS is 0 and that of LRS is 1. Its states are called forming, set and reset [18]. When the initial voltage is applied and RRAM goes from HRS to LRS, it's known as forming. Once the RRAM is formed, it is in on state. The on state is called as SET state. As polarity of voltage changes, the potential goes from LRS to HRS, then it is called as off state. Off state is called as reset state. Working of RRAM is shown in fig. 3. RRAM stores data using ions as changes in electrical resistance rather than electrons. Ions behave in nanometer scale [19]. Cells have two electrodes at which the ions dissolve and they precipitate [20]. This changes the electrical resistance which can be exploited for the data storage. RRAM generates defects in a thin oxide layer, known as oxygen vacancies which can charge and drift under the electric field. Motion of the oxygen ions and vacancies in the oxide is

analogous to the motion of electrons and holes in semiconductor [21]. Compliance current is the current used to avoid permanent breakdown and control the resistance of LRS using voltage sweeps [16]




Fig.3 States in RRAM switching

III. PERFORMANCE PARAMETERS

In order to discuss advantages and disadvantages of RRAM, it is important to analyze its performance parameters. Various performance parameters of RRAM are operating speed, operating voltage, endurance, resistance ratio and retention time [22].

A. Operating speed: It is the minimum time for programming the RRAM cell. The switching speed reported so far is between 5ns to 100ns.

B. Operating voltage: Operating voltage is directly proportional to the power consumed in the circuit. In flash memory, the drawback is high operating voltage. This should not be the case with RRAM in order to be better than flash memory. Hence, the desirable operating voltage in case of RRAM is a few volts.

C. Endurance: Switching of an RRAM device between HRS and LRS can cause permanent damage to the RRAM cell. Hence, its endurance, often called as electric fatigue, which is the number of set and reset cycle, gets affected. The desirable range of endurance is 10^7 cycles to 10^{12} cycles.

D. Resistance Ratio: The ratio of resistances at HRS to that of LRS of RRAM is known as

resistance ratio impacts the accuracy of the cell. If resistance ratio is less, i.e upto 6 or 7, cell cannot distinguish between HRS and LRS. Therefore the desirable resistance ratio for RRAM cell is greater than 10 [15].

E. Retention time: It tells about the intrinsic ability of the memory cell to retain its contents. The desirable retention time is 10 years with or without power on.

IV. RRAM DESIGN PARAMETERS

Designing an RRAM involves various performance parameters to be concerned like power consumption, speed, HRS/LRS ratio and multilevel storage [15]. For low power consumption requirement, Set power and reset power need to be optimized. This can be achieved by optimizing stop voltage, V_{stop} , Compliance current, I_{cc} and voltage sweeps between Set and Reset states [23]. For designing a high speed RRAM, materials with high dielectric constant values should be fabricated which influences the read, write and erase speed of RRAM. For good endurance of RRAM, HRS/LRS ratio should be chosen such that electric fatigue or RRAM exhibits greater endurance property. This is usually done by choosing bilayer [17]

trilayer [13] doped oxides of suitable materials [24]. And for Multilevel storage design of RRAM, number of stable switching states should be increased. This is achieved by increasing number of stable states with binary, trinary, bilayer or trilayer so that greater number of switching may take place between high resistance state and low resistance state [11]. Table III shows detailed description of RRAM design based on performance parameters.

Table III. RRAM Design based on Performance parameter

S.no	Parameter Performance	Findings and techniques
1.	Power consumption	Set power and reset power contributes to the power consumption. These can be optimized by optimizing V_{stop} , Compliance current I_{cc} and voltage sweeps between set and reset states. [25]
2.	Speed	Operating/switching speed refers to reading, writing and erasing speed of RRAM. Materials with suitable response time can be opted to optimize speed of RRAM with high dielectric constant.[22]
3.	HRS/LRS Ratio	The ration of high resistance state to low resistance state affects the electric fatigue of RRAM, commonly known as its endurance and can be increased by choosing bilayer and trilayer doped oxides of suitable materials like HfO_2 . [25]
4.	Multilevel storage	Multilevel storage can be increased by increasing number of stable switching states between HRS and LRS of an RRAM. This can be increased by taking materials like $Ti/Cu_xO/Pt$ or $Ti/HfO_2/Pt$. [23]

V. RRAM DESIGN

RRAM is designed on MOS by connecting layers of insulating and conducting materials on top of it in MIM format, i.e metal-insulator-metal [26]. RRAM can exhibit multilevel resistance switching property by either modifying amplitude of the voltage pulse or the compliance current and increasing the stack of RRAM cell from 3 level to 4 or 5 or 6 level and so on [27]. The stack can be of metal as well as the insulating material [28]. Comparison of performance parameters wrto. various material used is shown in table no. 4. TiN/HfO₂/SiO₂/Ti is a binary bipolar RRAM has good endurance of 10⁵, on/off ratio of 10³ and retention of 1hour@125°C [12].

A ternary RRAM TiO_{2x}/HfO_{2y}/TiO_{2x} has better endurance and retention of 10⁷ and 1hour@150°C [32]. This shows that ternary RRAM shows better endurance than a binary RRAM [32]. Ag/ZnO/Ti/Au stack of bipolar RRAM shows excellent on/off ratio of 10⁸ [34]. And Ti/SiO_x/C shows excellent retention of 1hour@260°C [33] because of one of the highest bandgap of 9ev among various insulating materials. Hence its evident that ternary RRAM shows better endurance, scaling and retention than a binary RRAM [24]. Researchers have experimented with various combinations of different materials to improve one or the other parameter. Some have three layer, four layer, five layer and six layer [13].

Table IV. Comparison of performance parameters wrto. Material used

S.No	Material Used	On/Off Ratio	Endurance	Retention	Operating voltage	Reference
1	TiN/HfO ₂ /SiO ₂ /Ti	10 ³	10 ⁵	1hour@125°C	3/-2 V	E.Ray Hsieh et al., IEEE 2017
2	TiO _{2x} /HfO _{2y} /TiO _{2x}	N.A	10 ⁷	1hour@150°C	4/-3.5 V	Panagiotis Bousoulas et al., IEEE 2017
3	Ag/ZnO/Ti/Au	10 ⁸	Not mentioned	Not mentioned	3/-3 V	G.Tallatida et al. IMW 2009
4	Ti/SiO _x /C	N.A	10 ⁷	1hour@260°C	4/-2.5V	Alessandro Bricalli et al. IEEE 2018

VI. CONCLUSION

A review of the resistive random access memory has been carried out with all the memory technologies available. Among all, RRAM is one of the most promising memory technologies in terms of storage density, non volatile behavior and its property of resistance switching makes it more versatile in the field of data storehouse devices. All the performance parameters have been discussed here showing reliability of RRAM.

REFERENCES

[1] R. Waser, M. Aono, "Nanoionics-based resistive switching memories", *Nature Mater.*, vol. 6, no. 11, pp. 833-840, Nov. 2007.

[2] H. Akinaga et al., "Resistive random access memory (ReRAM) based on metal oxides", *Proc. IEEE*, vol. 98, no. 12, pp. 2237-2251, Dec. 2010.

[3] G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, R. S. Shenoy, "Overview of candidate device technologies for storage-class memory", *J. Res. Develop.*, vol. 52, no. 4, Jul. 2008.

[4] X. Tang, G. Kim, P.-E. Gaillardon, G. D. Micheli, "A study on the programming structures for RRAM-based FPGA architectures", *IEEE Trans. Circuits Syst. I Reg. Papers*, vol. 63, no. 4, pp. 503-516, Apr. 2016.

- [5] S. Tanachutiwat, M. Liu, W. Wang, "FPGA based on integration of CMOS and RRAM", *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 11, pp. 2023-2032, Nov. 2011.
- [6] J.-G. Zhu, "Magnetoresistive random access memory: The path to competitiveness and scalability", *Proc. IEEE*, vol. 96, no. 11, pp. 1786-1798, Nov. 2008.
- [7] P.-E. Gaillardon et al., "Phase-change-memory-based storage elements for configurable logic", *Proc. IEEE FPT*, pp. 17-20, Dec. 2010.
- [8] S. Ambrogio, S. Balatti, V. McCaffrey, D. C. Wang, and D. Ielmini, "Noise- induced resistance broadening in resistive switching memory— Part II: Array statistics," *IEEE Trans. Electron Devices*, vol. 62, pp. 3812–3819, Nov. 2015.
- [9] J. Cong, B. Xiao, "FPGA-RPI: A novel FPGA architecture with RRAM-based programmable interconnects", *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 22, no. 4, pp. 864-877, Apr. 2014.
- [10] P.-E. Gaillardon, D. Sacchetto, S. Bobba, Y. Leblebici, G. D. Micheli, "GMS: Generic memristive structure for non-volatile FPGAs", *Proc. IEEE/IFIP VLSI-SoC*, pp. 94-98, Oct. 2012.
- [11] Y.-C. Chen et al., "Non-volatile 3D stacking RRAM-based FPGA", *Proc. IEEE FPL*, pp. 367-372, Aug. 2012.
- [12] Y. S. Chen et al., "Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity", *Proc. IEEE IEDM*, pp. 1-4, Dec. 2009.
- [13] Panagiotis Bousoulas, Irimi Michelakaki, "Low-power forming free $\text{TiO}_{2x}/\text{HfO}_{2y}/\text{TiO}_{2x}$ Trilayer RRAM Devices exhibiting synaptic property characteristics", *IEEE transactions on electronic devices* 2017.
- [14] J. Jiang et al., "Verilog-A compact model for oxide-based resistive random access memory", *Proc. IEEE SISPAD*, pp. 41-44, Sep. 2014.
- [15] A. Bricalli, E. Ambrosi, M. Laudato, M. Maestro, R. Rodriguez, and D. Ielmini, "Resistive switching device technology based on silicon oxide for improved on-off ratio—Part II: Select devices," *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 122–128, Jan. 2018.
- [16] A. S. Ambrogio, V. Milo, Z. Wang, S. Balatti, and D. Ielmini, "Analytical modeling of current overshoot in oxide-based resistive switching memory (RRAM)," *IEEE Electron Device Lett.*, vol. 37, no. 10, pp. 1268–1271, Aug. 2016.
- [17] S. Kim et al., "Physical electro-thermal model of resistive switching in bi-layered resistance-change memory", *Sci. Rep.*, vol. 3, Apr. 2013.
- [18] P. Bousoulas, P. Asenov, D. Tsoukalas "Physical Modelling of the SET/RESET characteristics and analog properties of $\text{TiO}_x/\text{HfO}_{2-x}/\text{TiO}_x$ -based RRAM devices" *Simulation of Semiconductor Processes and Devices* 2016.
- [19] S. Larentis, F. Nardi, S. Balatti, D. C. Gilmer, D. Ielmini, "Resistive switching by voltage-driven ion migration in bipolar RRAM—Part II: Modeling", *IEEE Trans. Electron Devices*, vol. 59, no. 9, pp. 2468-2475, Sep. 2012.
- [20] Y. Liauw et al., "Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory", *Proc. ISSCC*, pp. 406-408, 2012.
- [21] X. Tang et al., "A high-performance low-power near-Vt RRAM-based FPGA", *Proc. IEEE ICFPT*, pp. 207-215, Dec. 2014.
- [22] W.-C. Luo et al., "Statistical model and rapid prediction of RRAM SET speed–disturb dilemma", *IEEE Trans. Electron Devices*, vol. 60, no. 11, pp. 3760-3766, Nov. 2013.
- [23] K. Huang, R. Zhao, W. He, Y. Lian, "High-density and high-reliability nonvolatile field-programmable gate array with stacked 1D2R RRAM array", *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 1, pp. 139-150, Jan. 2016.
- [24] D. Ielmini, "Resistive switching memories based on metal oxides: Mechanisms, reliability and scaling," *Semicond. Sci. Technol.*, vol. 31, p. 063002, May 2016.

- [25] Alessandro Bricalli, Elia Ambrosi, Mario Laudato, Marcos Maestro, Rosana Rodriguez, and Daniele Ielmini, "Resistive Switching Device Technology Based on Silicon Oxide for Improved ON-OFF Ratio—Part I: Memory Devices", IEEE transactions on electronic devices 2018.
- [26] H.-S. P. Wong et al., "Metal-oxide RRAM", *Proc. IEEE*, vol. 100, no. 6, pp. 1951-1970, Jun. 2012.
- [27] X. Tang, P.-E. Gaillardon, G. D. Micheli, "Accurate power analysis for near-V_t RRAM-based FPGA ", *Proc. IEEE FPL*, pp. 174-177, Sep. 2015.
- [28] L. T. Clark et al., "ASAP7: A 7-nm FinFET predictive process design kit", *Microelectron. J.*, vol. 53, pp. 105-115, Jul. 2016.
- [29] C. Chiasson et al., "Should FPGAs abandon the pass-gate?", *Proc. FPL*, pp. 1-8, 2013.
- [30] P.-E. Gaillardon, M. H. Ben-Jamaa, G. B. Beneventi, F. Clermidy, L. Perniola, "Emerging memory technologies for reconfigurable routing in FPGA architecture", *Proc. IEEE ICECS*, pp. 62-65, Dec. 2010.
- [31] E. Ray Hsieh, Yen Chen kuo, "A 14-nm FinFet logic CMO process compatible RRAM flash with excellent immunity to sneak path", IEEE transactions on electronic devices 2017.
- [32] P. Kumbhare, I. Chakraborty, A. Khanna, and U. Ganguly, "Memory Performance of a Simple Pr_{0.7}Ca_{0.3}MnO₃-Based Selectorless RRAM", IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 9, SEPTEMBER 2017.