

Designs of Area and Power Efficient Carry Select Adders: A Review

Shalini Singh, Sunita Malik

*Department of Electronics and Communication
Deenbandhu Chhotu Ram University of Science & Technology
Murthal, Sonapat, India*

s

Abstract-Adders play a very crucial role in arithmetic and data path application. For high performance processors, there needs to be a power, delay and area efficient adders. In this paper, the different types of carry select adders are explained. The conventional carry select adder, advanced carry select adder, Carry select adder based on D-Latch and the CSLA using Gate Diffusion input, all these architectures are compared based on area and power consumption. A comparison is done which shows the comparison between the different parameters of carry select adders. The basic purpose behind comparing the adders is to obtain a power and area efficient carry select adder.

Keywords:RCA (Ripple Carry Adder); GDI (Gate Diffusion Input) technique; CSLA (Carry Select Adder (CSLA)); BEC (Binary Excess Code); Cin (Carry Input).

I. INTRODUCTION

Factors that affects the performance of the signal processor are power and speed. In this paper, we have described different adders based on the area, power, speed and delay. Speed and delay are affected by the carry propagated at the previous stage. The current stage sum depends on the previous stage carry and thus the sum cannot be calculated until the previous stage carry is received at the current stage. Hence it affects the speed and creates delay.

The rest of the paper is organized such that section II consists of literature review, section III comprises of different types of adders with their block diagrams. There is also a section IV named as applications of adders respectively. The results and conclusions are given in section V in which a comparison is given between different designs of CSLA adders based on the parameters like area (number of transistors) and power.

II. LITERATURE REVIEW

Pavan Kumar, M.O.V, Kiran. [1]: In this paper, they have discussed adders on three different frequencies. In this study, various adders are compared by making use of cadence virtuoso tool for 45-nm CMOS technology.

Govind Prasad, V Shiva Prasad Nayak, et.al [9]: have proposed carry select adder designs that are area and power efficient. This has been proposed through Cadence Virtuoso tools for 90-nm CMOS process Technology.

Abhiram T, Ashwin T, et.al[11]: The design architectures of CSLA are developed using Verilog –HDL and the different parameters like area, power and time have been surveyed by using Synopsys design compiler tool for 90nm technology.

Shivani Parmar and Kirat Pal Singh [6]: They have proposed carry select adder designs that are area and power efficient. They have made use of Xilinx Spartan-3 device to synthesize the design at 90nm process technology.

Raghava Katreepalli and Themistoklis Haniotakis[12]: They have proposed that for designing highly efficient processing units, there needs to be highly efficient adders (high speed) having low power utilizations. They have validated the proposed design by making use of adder circuits of 16 and 32 bits in 45nm CMOS process technology.

III. DIFFERENT TYPES OF ADDER

A) Conventional Carry Select Adder (CSLA)

CSLA is an abbreviation used carry select adder. We all are known to the fact that adders are highly utilized in data processors for performing arithmetic functions. And CSLA is one of the fastest adders which is used for performing arithmetic operations of a data processor and signal processor.

In Ripple Carry Adders, we faced the problem of carry propagation delay. The sum of the current stage had to wait for the previous stage to be processed further. This was time consuming and was increasing the delay which was affecting the speed and the performance of the system. Hence, we are using dual ripple carry adders in the architecture of CSLA. In this review, the fig.1 shows the architecture of a 4bit ripple carry adder which consists of full adders and a

multiplexer. The sum from the adders is sent to the multiplexer.

In the architecture of CSLA, we have dual ripple carry adders: one is used to calculate sum for carry `0` and another is used to calculate the sum for carry `1`. And Multiplexer is used to select the output based on the actual carry. If the actual carry is `0`, the multiplexer takes the output of RCA using carry `0` for computation and vice-versa.




Fig.1 Ripple carry adder

The fig.2 shows the block diagram of a conventional CSLA.




Fig. 2: Conventional Carry Select Adder

The block diagram given below shows that, it is understood that each bit is computed twice. The incoming carry is sent to the multiplexer and acts as a select line for it. As we can see in this architecture, first RCA is assuming the carry is `0` and secondly RCA is assuming that the carry is `1`. And performs their respective computations. Their respective sums and carries are received by the multiplexer. Depending on the incoming carry, the corresponding sum and carry are studied.

Advantage of CSLA is that it reduces the carry propagation delay and the disadvantage is that it is using more area since in the architecture there are dual ripple carry adders.

B) Advanced CSLA

In advanced CSLA, the architecture is slightly different from the conventional CSLA.

In the conventional CSLA, we have two RCA, one with $C_{in} = 0$ and another with $C_{in} = 1$. In advanced CSLA, the RCA with $C_{in} = 1$ is replaced by BEC (Binary Excess Code). This is done to make the architecture area efficient and to reduce the power consumption. In the architecture of advanced CSLA, the number of EX-OR gates is reduced. The final output is again selected by the actual carry which acts as the select line to the multiplexer.

The internal architecture of a 4 bit BEC is given in the fig.3 and the structured diagram of Advanced CSLA is given in the fig.4.




Fig.3: BEC 4 – bit




Fig.4: Advanced CSLA

C) Carry Select Adder using D-Latch

For reducing the power consumed by the conventional carry select adder, the carry select adder is combined with D-Latch.

In this architecture, d-latch is replacing one of the 2 RCA`s used in the conventional carry select adder. Here, if the enable input is 1, dlatch`s output is similar as its input else the previous output is stored itself. In D-latch carry select adder, there is requirement of only one ripple carry adder and another one is replaced by D-latch circuit. The outputs of D – Latch are regularly influenced by the inputs, every time the enable (E) signal is used.

The fig.5 shows the D-Latch circuit. The fig.6 shows the circuit diagram of CSLA using D-Latch.

In the following circuit of carry select adder using D-Latch, the multiplexer is used to give the final output. The sum and the carry corresponding to the carry in are selected by using multiplexer, when the carry input is provided to multiplexer.




Fig. 5: D-Latch circuit diagram

D-Latch is used to store 1-bit information from RCA, whenever the carry input is 1. But when the carry input is 0, the computation takes place in RCA and D-Latch gets disabled.

The fig.6 shows the circuit diagram of carry select adder using D-Latch.




Fig.6:CSLA using D-Latch

D) Carry Select Adder Using GDI

In this GDI based CSLA, we have replaced the conventional CSLA and CSLA based on D-Latch for reducing the power consumption. The resultant circuit after the replacement is providing higher and better performance. The table I is the truth table of a full adder.

Look at the truth table of full adder given below.

TABLE I: Full Adder Truth Table

Cin	A	B	Sum	Operation	Cout	Operation
0	0	0	0	X O R	0	A N D
0	0	1	1			
0	1	0	1			
0	1	1	0			
1	0	0	1	X N O R	0	O R
1	0	1	0			
1	1	0	0			
1	1	1	1			

In this, when the Cin = `0`, the carry is following AND operation and for Cin = `1`, it follows OR operation.

In this GDI based CSLA, we will use the above in a circuit form with use of XOR, AND, OR and XNOR gates, using two (2:1) multiplexers for the selection of appropriate sum and carry. This reduces the delay. The figure 7 shows the proposed adder circuit using the GDI technique.




Fig.7: Proposed circuit diagram using GDI Technique

The circuits that uses GDI cell are less complex. The number of transistors and voltage swing is also reduced. Since the number of transistors is less, the carry propagation delay is minimized.

For the implementation of any logic function, we generally require 2 transistors. The only element of this circuit is that the voltage swing is reduced. We can rectify the issue by making use of full swing GDI. The technique is an alternative to CMOS design. GDI structure consists of 3 parts, namely, P, G and N. P is source (drain of PMOS), N is source (drain of NMOS) and G is common gate input to both the NMOS and PMOS. In a basic GDI cell, we have the PMOS connected to VDD and NMOS connected to GND. The figure 8 shows a basic GDI cell. We can perform the following functions using a GDI cell, those given in table below. The table II shows the functions implementation table.




Fig.8: Basic GDI Cell

Now, we have the following table, where we can see the number of transistors used in GDI and the number of transistors used in CMOS for any particular logical operation. The table III shows the number of transistors used.

TABLE II: Functions Implementation

N	P	G	OUTPUT	FUNCTION
1	B	A	A+B	OR
B	0	A	AB	AND
B'	B	A	A'B+B'A	XOR
B	B'	A	AB+A'B'	XNOR
B	A	C	AC'+BC	MUX
0	1	A	A'	INVERTER

TABLE III: Number of Transistors used

FUNCTION	GDI	CMOS
INVERTER	2	2
OR	2	6
AND	2	6
MUX (2*1)	2	12
XOR	4	16
XNOR	4	16
NAND	4	4
NOR	4	4

The number of transistors used in GDI is very less as compared to the number of transistors used in CMOS design.

Since the number of transistors is reduced hence the power consumption is also reduced. The problem of reduction of voltage swing can be rectified by making use of 2 CMOS inverters. Due to this, there will be a slight increase in power. GDI technique has provided us with an adder that can perform operations faster and with a reduced no of transistors.

IV. APPLICATIONS OF ADDER

The most basic arithmetic operation is addition. It is the most basic and highly used operation in the midst of sets of real time digital signal processors ranging from application specific digital signal processors to general purpose processors. The several applications of adders are as follows:

- They are used to make on-chip libraries.
- They are configurable hence can be configured according to the complexities in arithmetic and numeric computations.
- In processing and computing devices, they are used as the arithmetic logic unit.
- Adders can be used to reduce the circuits complexity.
- They are used at networking sides.
- Adders are used at DSP Oriented Systems.
- They are used in different types of processors like snapdragon, Exynous and in Intel Pentium for CPU part.
CPU consist of ALU (Arithmetic and Logic unit) for performing operations like add, subtract, multiply etc.
- The microprocessors have them in their data paths.
- They are used in different circuits like high speed integrated circuits, digital signal processing and application specific ICs.
- They are also found in Multiply Accumulate Structures (MAC).
- They form the exclusive units for integer and floating points.
- They form the basic building blocks for a DSP processor.
- In controllers, they are used for flag generation and address calculations purposes.

V.COMPARISION TABLE

The various types of carry select adders have been compared based on the size of the adders as 1,8,16,32 bits. The comparative analysis of the various design architectures of carry select adders are given in the following table.

TABLE IV: Comparison Table

Type of Adder	Power	No. of Transistors
Conventional CSLA		
(1 Bit)	0.178uw	28
(8 Bit)	128uw	368
(16 Bit)	34.325uw	497
(32 Bit)	50.295uw	954
Advanced CSLA		
(16 Bit)	29.429uw	462
(32 Bit)	45.083uw	897
D-Latch Based CSLA		
(1 Bit)	11.57uw	76
(8 Bit)	11.76uw	440
GDI Based CSLA		
(1 Bit)	0.102	14
(8 Bit)	7.7	112

VI. RESULT AND CONCLUSION

In this paper, they have studied various design architectures of carry select adders. Firstly, they have studied the architectures of a conventional CSLA and came to a conclusion that it consumes more area and power. Then they reduced area and power consumption but the delay was higher than they studied the CSA based on D-Latch and got a circuit with reduced power and area which was the main purpose behind its designing. In the CSLA based on GDI, they finally got a faster adder with less number of transistors.

VII. REFRENCES

1. Pavan Kumar, Kiran.M,” DESIGN OF OPTIMAL FAST ADDER”, IEEE ,2013
2. Sabyasachi Das, Sunil p. Khatri, “Generation of the Optimal Bit-Width Topology of the Fast Hybrid Adder in a Parallel Multiplier” IEEE ,2007

3. Bernd Becker, Rolf Drechsler, Rolf Krieger, Sudhakar M. Reddy, “A Fast Optimal Robust Path Delay Fault Testable Adder”, IEEE ,1996.

4. A. T. M. Shajiquil Khalid, “A FAST OPTIMAL CMOS FULL ADDER “, IEEE, 1997

5. Er. Aradhana Raju, Richi Patnaik, Ritto Kurian Babu, PurabiMahato, “Parallel Prefix Adders- A Comparative Study for Fastest Response”

6. Shivani Parmar, Kirat Pal Singh,” Design of high speed hybrid carry select adder”, IEEE ,2012

7. Dayu Wang, Xiaoping Cui, Xiajing Wang, “Optimized design of Parallel Prefix Ling Adder”, IEEE ,2011

8. David H. K. Hoe, Chris Martinez and Sri JyothsnaVundavalli, “Design and Characterization of Parallel Prefix Adders using FPGAs”, IEEE, 2011.

9. GovindPrasad, SSachin, K Lava Kumar, Soma Sai Kumar, “Area and Power Efficient Carry- Select Adder”, IEEE, 2016.

10. S.A.H Ejtahad, M.B. Ghaznavi-Ghouschi, “Design and implementation of power and area optimized reconfigurable supersert parallel prefix adder”, IEEE ,2016.

11. Abhiram T, Ashwin T, Sivaprasad B, Aakash S, Anita J.P, “Modified Carry Select Adder for Power and Area Reduction”, IEEE, 2017.

12. Raghava Katreepalli and ThemistoklisHaniotakis, “High Speed Power Efficient Carry Select Adder Design”, IEEE,2017